1. General description

The TJA1021 is the interface between the Local Interconnect Network (LIN) master/slave protocol controller and the physical bus in a LIN. It is primarily intended for in-vehicle sub-networks using baud rates from 1 kBd up to 20 kBd and is LIN 2.1/SAE J2602 compliant. The TJA1021 is pin-to-pin compatible with the TJA1020 with an improved ElectroStatic Discharge (ESD) specification.

The transmit data stream of the protocol controller at the transmit data input (TXD) is converted by the TJA1021 into a bus signal with optimized slew rate and wave shaping to minimize ElectroMagnetic Emission (EME). The LIN bus output pin is pulled HIGH via an internal termination resistor. For a master application, an external resistor in series with a diode should be connected between pin INH or pin VBAT and pin LIN. The receiver detects the data stream at the LIN bus input pin and transfers it via pin RXD to the microcontroller.

In Sleep mode, the power consumption of the TJA1021 is very low. In failure modes, the power consumption is reduced to a minimum.

2. Features

2.1 General

- LIN 2.1/SAE J2602 compliant
- Baud rate up to 20 kBd
- Very low ElectroMagnetic Emission (EME)
- High ElectroMagnetic Immunity (EMI)
- Passive behavior in unpowered state
- Input levels compatible with 3.3 V and 5 V devices
- Integrated termination resistor for LIN slave applications
- Wake-up source recognition (local or remote)
- Supports K-line like functions
- Pin-to-pin compatible with TJA1020

2.2 Low power management

- Very low current consumption in Sleep mode with local and remote wake-up

2.3 Protection mechanisms

- High ESD robustness: ±6 kV according to IEC 61000-4-2 for pins LIN, VBAT and WAKE_N
- Transmit data (TXD) dominant time-out function
3. Quick reference data

Table 1. Quick reference data

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{BAT}$</td>
<td>supply voltage on pin $V_{BAT}$</td>
<td>with respect to GND</td>
<td>$-0.3$</td>
<td>$-40$</td>
<td>$+40$</td>
<td>V</td>
</tr>
<tr>
<td>$I_{BAT}$</td>
<td>supply current on pin $V_{BAT}$</td>
<td>Sleep mode: $V_{LIN} = V_{BAT}$; $V_{WAKE,N} = V_{BAT}$; $V_{TXD} = 0$; $V_{SLP,N} = 0$</td>
<td>$2$</td>
<td>$7$</td>
<td>$10$</td>
<td>$\mu$A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Standby mode; bus recessive</td>
<td>$V_{INH} = V_{BAT}$; $V_{LIN} = V_{WAKE,N} = V_{BAT}$; $V_{TXD} = 0$; $V_{SLP,N} = 0$</td>
<td>$150$</td>
<td>$450$</td>
<td>$1000$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Standby mode; bus dominant $V_{BAT} = 12$ V; $V_{INH} = 12$ V; $V_{LIN} = 0$ V; $V_{WAKE,N} = 12$ V; $V_{TXD} = 0$; $V_{SLP,N} = 0$</td>
<td>$300$</td>
<td>$800$</td>
<td>$1200$</td>
<td>$\mu$A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Normal mode; bus recessive $V_{INH} = V_{BAT}$; $V_{LIN} = V_{BAT}$; $V_{WAKE,N} = V_{BAT}$; $V_{TXD} = 5$ V; $V_{SLP,N} = 5$ V</td>
<td>$300$</td>
<td>$800$</td>
<td>$1600$</td>
<td>$\mu$A</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Normal mode; bus dominant; $V_{BAT} = 12$ V; $V_{INH} = 12$ V; $V_{WAKE,N} = 12$ V; $V_{TXD} = 0$; $V_{SLP,N} = 5$ V</td>
<td>$1$</td>
<td>$2$</td>
<td>$4$</td>
<td>mA</td>
</tr>
<tr>
<td>$V_{LIN}$</td>
<td>voltage on pin LIN</td>
<td>with respect to GND, $V_{BAT}$ and $V_{WAKE,N}$</td>
<td>$-40$</td>
<td>-</td>
<td>$+40$</td>
<td>V</td>
</tr>
<tr>
<td>$T_{vj}$</td>
<td>virtual junction temperature</td>
<td></td>
<td>$-40$</td>
<td>-</td>
<td>$+150$</td>
<td>°C</td>
</tr>
</tbody>
</table>

[1] All parameters are guaranteed by design over the virtual junction temperature range. Products are 100 % tested at 125 °C ambient temperature on wafer level (pre-testing). Cased products are 100 % tested at 25 °C ambient temperature (final testing). Both pre-testing and final testing use correlated test conditions to cover the specified temperature and power supply voltage range.

[2] Junction temperature in accordance with IEC 60747-1. An alternative definition is: $T_{vj} = T_{Amb} + P \times R_{th(vj-a)}$, where $R_{th(vj-a)}$ is a fixed value. The rating for $T_{vj}$ limits the allowable combinations of power dissipation ($P$) and ambient temperature ($T_{Amb}$).

4. Ordering information

Table 2. Ordering information

<table>
<thead>
<tr>
<th>Type number[1]</th>
<th>Package Name</th>
<th>Description</th>
<th>Version</th>
</tr>
</thead>
<tbody>
<tr>
<td>TJA1021T/10; TJA1021T/20</td>
<td>SO8</td>
<td>plastic small outline package; 8 leads; body width 3.9 mm</td>
<td>SOT96-1</td>
</tr>
<tr>
<td>TJA1021TK/20</td>
<td>HVSON8</td>
<td>plastic thermal enhanced very small outline package; 8 leads; body width 3 mm; lead pitch 0.65 mm</td>
<td>SOT782-1</td>
</tr>
</tbody>
</table>

[1] TJA1021T/10: for the low slope version that supports baud rates up to 10.4 kbd (SAE J2602); TJA1021T/20 and TJA1021TK/20: for the normal slope version that supports baud rates up to 20 kbd.
5. Block diagram

Fig 1. Block diagram
6. Pinning information

6.1 Pinning

![Pin configuration diagram]

6.2 Pin description

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RXD</td>
<td>1</td>
<td>receive data output (open-drain); active LOW after a wake-up event</td>
</tr>
<tr>
<td>SLP_N</td>
<td>2</td>
<td>sleep control input (active LOW); controls inhibit output; resets wake-up source flag on TXD and wake-up request on RXD</td>
</tr>
<tr>
<td>WAKE_N</td>
<td>3</td>
<td>local wake-up input (active LOW); negative edge triggered</td>
</tr>
<tr>
<td>TXD</td>
<td>4</td>
<td>transmit data input; active LOW output after a local wake-up event</td>
</tr>
<tr>
<td>GND</td>
<td>5</td>
<td>ground</td>
</tr>
<tr>
<td>LIN</td>
<td>6</td>
<td>LIN bus line input/output</td>
</tr>
<tr>
<td>VBAT</td>
<td>7</td>
<td>battery supply</td>
</tr>
<tr>
<td>INH</td>
<td>8</td>
<td>battery related inhibit output for controlling an external voltage regulator; active HIGH after a wake-up event</td>
</tr>
</tbody>
</table>

7. Functional description

The TJA1021 is the interface between the LIN master/slave protocol controller and the physical bus in a Local Interconnect Network (LIN). The TJA1021 is LIN 2.1/SAE J2602 compliant and provides optimum ElectroMagnetic Compatibility (EMC) performance due to wave shaping of the LIN output.

The /20 versions of the TJA1021 are optimized for the maximum specified LIN transmission speed of 20 kBd; the /10 version of the TJA1021 is optimized for the LIN transmission speed of 10.4 kBd as specified by the SAE J2602.

7.1 Operating modes

The TJA1021 supports modes for normal operation (Normal mode), power-up (Power-on mode) and very-low-power operation (Sleep mode). An intermediate wake-up mode between Sleep and Normal modes is also supported (Standby mode). Figure 3 shows the state diagram.
Table 4. Operating modes

<table>
<thead>
<tr>
<th>Mode</th>
<th>SLP_N</th>
<th>TXD (output)</th>
<th>RXD</th>
<th>INH</th>
<th>Transmitter</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sleep mode</td>
<td>0</td>
<td>weak pull-down</td>
<td>floating</td>
<td>floating</td>
<td>off</td>
<td>no wake-up request detected</td>
</tr>
<tr>
<td>Standby[1] mode</td>
<td>0</td>
<td>weak pull-down if remote wake-up; strong pull-down if local wake-up[2]</td>
<td>LOW[3]</td>
<td>HIGH</td>
<td>off</td>
<td>wake-up request detected; in this mode the microcontroller can read the wake-up source: remote or local wake-up</td>
</tr>
<tr>
<td>Normal mode</td>
<td>1</td>
<td>HIGH: recessive state LOW: dominant state</td>
<td>HIGH: recessive state LOW: dominant state</td>
<td>HIGH</td>
<td>Normal mode</td>
<td>[2][3][4]</td>
</tr>
<tr>
<td>Power-on mode</td>
<td>0</td>
<td>weak pull-down</td>
<td>floating</td>
<td>HIGH</td>
<td>off</td>
<td>[5]</td>
</tr>
</tbody>
</table>

[1] Standby mode is entered automatically upon any local or remote wake-up event during Sleep mode. Pin INH and the 30 kΩ termination resistor at pin LIN are switched on.

[2] The internal wake-up source flag (set if a local wake-up did occur and fed to pin TXD) will be reset after a positive edge on pin SLP_N.

[3] The wake-up interrupt (on pin RXD) is released after a positive edge on pin SLP_N.

[4] Normal mode is entered after a positive edge on SLP_N. As long as TXD is LOW, the transmitter is off. In the event of a short-circuit to ground on pin TXD, the transmitter will be disabled.
7.2 **Sleep mode**

This mode is the most power-saving mode of the TJA1021. Despite its extreme low current consumption, the TJA1021 can still be woken up remotely via pin LIN, or woken up locally via pin \( \text{WAKE}_N \), or activated directly via pin \( \text{SLP}_N \). Filters at the inputs of the receiver (LIN), of pin \( \text{WAKE}_N \) and of pin \( \text{SLP}_N \) prevent unwanted wake-up events due to automotive transients or EMI. All wake-up events have to be maintained for a certain time period \( (t_{\text{wake(dom)}})_{\text{LIN}}, t_{\text{wake(dom)}})_{\text{WAKE}_N} \) and \( t_{\text{gotonorm}} \).

Sleep mode is initiated by a falling edge on pin \( \text{SLP}_N \) in Normal mode. To enter Sleep mode successfully (INH becomes floating), the sleep command (pin \( \text{SLP}_N = \text{LOW} \)) must be maintained for at least \( t_{\text{gotosleep}} \).

In Sleep mode the internal slave termination between pins LIN and \( V_{\text{BAT}} \) is disabled to minimize the power dissipation in the event that pin LIN is short-circuited to ground. Only a weak pull-up between pins LIN and \( V_{\text{BAT}} \) is present.

Sleep mode can be activated independently from the actual level on pin LIN, pin TXD or pin \( \text{WAKE}_N \). So it is guaranteed that the lowest power consumption is achievable even in case of a continuous dominant level on pin LIN or a continuous LOW on pin \( \text{WAKE}_N \).

When \( V_{\text{BAT}} \) drops below the power-on-reset threshold \( V_{\text{th(POR)L}} \), the TJA1021 enters Sleep mode.

7.3 **Standby mode**

Standby mode is entered automatically whenever a local or remote wake-up occurs while the TJA1021 is in Sleep mode. These wake-up events activate pin INH and enable the slave termination resistor at the pin LIN. As a result of the HIGH condition on pin INH the voltage regulator and the microcontroller can be activated.

Standby mode is signalled by a LOW-level on pin RXD which can be used as an interrupt for the microcontroller.

In Standby mode (pin \( \text{SLP}_N \) is still LOW), the condition of pin TXD (weak pull-down or strong pull-down) indicates the wake-up source: weak pull-down for a remote wake-up request and strong pull-down for a local wake-up request.

Setting pin \( \text{SLP}_N \) HIGH during Standby mode results in the following events:

- An immediate reset of the wake-up source flag; thus releasing the possible strong pull-down at pin TXD before the actual mode change (after \( t_{\text{gotonorm}} \)) is performed
- A change into Normal mode if the HIGH level on pin \( \text{SLP}_N \) has been maintained for a certain time period \( t_{\text{gotonorm}} \)
- An immediate reset of the wake-up request signal on pin RXD

7.4 **Normal mode**

In Normal mode the TJA1021 is able to transmit and receive data via the LIN bus line. The receiver detects the data stream at the LIN bus input pin and transfers it via pin RXD to the microcontroller (see Figure 1): HIGH at a recessive level and LOW at a dominant level on the bus. The receiver has a supply-voltage related threshold with hysteresis and an...
integrated filter to suppress bus line noise. The transmit data stream of the protocol controller at the TXD input is converted by the transmitter into a bus signal with optimized slew rate and wave shaping to minimize EME. The LIN bus output pin is pulled HIGH via an internal slave termination resistor. For a master application an external resistor in series with a diode should be connected between pin INH or VBAT on one side and pin LIN on the other side (see Figure 6).

When in Sleep, Standby or Power-up mode, the TJA1021 enters Normal mode whenever a HIGH level on pin SLP_N is maintained for a time of at least \( t_{\text{gotonorm}} \).

The TJA1021 switches to Sleep mode in case of a LOW-level on pin SLP_N, maintained for a time of at least \( t_{\text{gotosleep}} \).

### 7.5 Wake-up

When \( V_{\text{BAT}} \) exceeds the power-on-reset threshold voltage \( V_{\text{th(POR)H}} \), the TJA1021 enters Power-on mode. Though the TJA1021 is powered-up and INH is HIGH, both the transmitter and receiver are still inactive. If \( SLP_N = 1 \) for \( t > t_{\text{gotonorm}} \), the TJA1021 enters Normal mode.

There are three ways to wake-up a TJA1021 which is in Sleep mode:

1. Remote wake-up via a dominant bus state of at least \( t_{\text{wake(dom)LIN}} \)
2. Local wake-up via a negative edge at pin WAKE_N
3. Mode change (pin SLP_N is HIGH) from Sleep mode to Normal mode

### 7.6 Remote and local wake-up

A falling edge at pin LIN followed by a LOW level maintained for a certain time period \( t_{\text{wake(dom)LIN}} \) and a rising edge at pin LIN respectively (see Figure 4) results in a remote wake-up. It should be noted that the time period \( t_{\text{wake(dom)LIN}} \) is measured either in Normal mode while TXD is HIGH, or in Sleep mode irrespective of the status of pin TXD.

A falling edge at pin WAKE_N followed by a LOW level maintained for a certain time period \( t_{\text{wake(dom)WAKE_N}} \) results in a local wake-up. The pin WAKE_N provides an internal pull-up towards pin VBAT. In order to prevent EMI issues, it is recommended to connect an unused pin WAKE_N to pin VBAT.

After a local or remote wake-up, pin INH is activated (it goes HIGH) and the internal slave termination resistor is switched on. The wake-up request is indicated by a LOW active wake-up request signal on pin RXD to interrupt the microcontroller.

### 7.7 Wake-up via mode transition

It is also possible to set pin INH HIGH with a mode transition towards Normal mode via pin SLP_N. This is useful for applications with a continuously powered microcontroller.

### 7.8 Wake-up source recognition

The TJA1021 can distinguish between a local wake-up request on pin WAKE_N and a remote wake-up request via a dominant bus state. A local wake-up request sets the wake-up source flag. The wake-up source can be read on pin TXD in the Standby mode. If an external pull-up resistor on pin TXD to the power supply voltage of the microcontroller
has been added, a HIGH level indicates a remote wake-up request (weak pull-down at pin TXD) and a LOW level indicates a local wake-up request (strong pull-down at pin TXD; much stronger than the external pull-up resistor).

The wake-up request flag (signalled on pin RXD) as well as the wake-up source flag (signalled on pin TXD) are reset immediately after the microcontroller sets pin SLP_N HIGH.

### 7.9 TXD dominant time-out function

A TXD dominant time-out timer circuit prevents the bus line from being driven to a permanent dominant state (blocking all network communication) if pin TXD is forced permanently LOW by a hardware and/or software application failure. The timer is triggered by a negative edge on pin TXD. If the duration of the LOW-level on pin TXD exceeds the internal timer value \( t_{\text{to(dom)TXD}} \), the transmitter is disabled, driving the bus line into a recessive state. The timer is reset by a positive edge on pin TXD.

### 7.10 Fail-safe features

- Pin TXD provides a pull-down to GND in order to force a predefined level on input pin TXD in case the pin TXD is unsupplied.
- Pin SLP_N provides a pull-down to GND in order to force the transceiver into Sleep mode in case the pin SLP_N is unsupplied.
- Pin RXD is set floating in case of lost power supply on pin V\(_{\text{BAT}}\).

The current of the transmitter output stage is limited in order to protect the transmitter against short circuit to pins V\(_{\text{BAT}}\) or GND.

A loss of power (pins V\(_{\text{BAT}}\) and GND) has no impact on the bus line and the microcontroller. There are no reverse currents from the bus. The LIN transceiver can be disconnected from the power supply without influencing the LIN bus.

The output driver at pin LIN is protected against overtemperature conditions. If the junction temperature exceeds the shutdown junction temperature \( T_{j(sd)} \), the thermal protection circuit disables the output driver. The driver is enabled again when the junction temperature has dropped below \( T_{j(sd)} \) and a recessive level is present at pin TXD.

If \( V_{\text{BAT}} \) drops below \( V_{\text{th(VBATL)L}} \), a protection circuit disables the output driver. The driver is enabled again when \( V_{\text{BAT}} > V_{\text{th(VBATL)H}} \) and a recessive level is present at pin TXD.
Fig 4. Remote wake-up behavior
8. Limiting values

Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages are referenced to pin GND; unless otherwise specified. Positive currents flow into the IC.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{BAT}$</td>
<td>supply voltage on pin $V_{BAT}$</td>
<td>with respect to GND</td>
<td>−0.3</td>
<td>+40</td>
<td>V</td>
</tr>
<tr>
<td>$V_{TXD}$</td>
<td>voltage on pin TXD</td>
<td>$I_{TXD}$ no limitation</td>
<td>−0.3</td>
<td>+6</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$I_{TXD} &lt; 500 \mu\text{A}$</td>
<td>−0.3</td>
<td>+7</td>
<td>V</td>
</tr>
<tr>
<td>$V_{RXD}$</td>
<td>voltage on pin RXD</td>
<td>$I_{RXD}$ no limitation</td>
<td>−0.3</td>
<td>+6</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$I_{RXD} &lt; 500 \mu\text{A}$</td>
<td>−0.3</td>
<td>+7</td>
<td>V</td>
</tr>
<tr>
<td>$V_{SLP_N}$</td>
<td>voltage on pin SLP_N</td>
<td>$I_{SLP_N}$ no limitation</td>
<td>−0.3</td>
<td>+6</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$I_{SLP_N} &lt; 500 \mu\text{A}$</td>
<td>−0.3</td>
<td>+7</td>
<td>V</td>
</tr>
<tr>
<td>$V_{LIN}$</td>
<td>voltage on pin LIN</td>
<td>with respect to GND, $V_{BAT}$ and $V_{WAKE_N}$</td>
<td>−40</td>
<td>+40</td>
<td>V</td>
</tr>
<tr>
<td>$V_{WAKE_N}$</td>
<td>voltage on pin WAKE_N</td>
<td></td>
<td>−0.3</td>
<td>+40</td>
<td>V</td>
</tr>
<tr>
<td>$I_{WAKE_N}$</td>
<td>current on pin WAKE_N</td>
<td>only relevant if $V_{WAKE_N} &lt; V_{GND} − 0.3$; current will flow into pin GND</td>
<td>−15</td>
<td>-</td>
<td>mA</td>
</tr>
<tr>
<td>$V_{INH}$</td>
<td>voltage on pin INH</td>
<td></td>
<td>−0.3</td>
<td>$V_{BAT} +0.3$</td>
<td>V</td>
</tr>
<tr>
<td>$I_{O(INH)}$</td>
<td>output current on pin INH</td>
<td></td>
<td>−50</td>
<td>+15</td>
<td>mA</td>
</tr>
<tr>
<td>$T_{vj}$</td>
<td>virtual junction temperature</td>
<td></td>
<td>[1] −40</td>
<td>+150</td>
<td>°C</td>
</tr>
<tr>
<td>$T_{stg}$</td>
<td>storage temperature</td>
<td></td>
<td>−55</td>
<td>+150</td>
<td>°C</td>
</tr>
<tr>
<td>$V_{ESD}$</td>
<td>electrostatic discharge voltage</td>
<td>according to IEC 61000-4-2</td>
<td>[2] -</td>
<td>-</td>
<td>kV</td>
</tr>
<tr>
<td></td>
<td>human body model</td>
<td>on pins WAKE_N, LIN, $V_{BAT}$ and INH</td>
<td>[3] −8</td>
<td>+8</td>
<td>kV</td>
</tr>
<tr>
<td></td>
<td></td>
<td>on pins RXD, SLP_N and TXD</td>
<td>[3] −2</td>
<td>+2</td>
<td>kV</td>
</tr>
<tr>
<td></td>
<td>charge device model</td>
<td>all pins</td>
<td>−750</td>
<td>+750</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>machine model</td>
<td>all pins</td>
<td>[4] −200</td>
<td>+200</td>
<td>V</td>
</tr>
</tbody>
</table>

[1] Junction temperature in accordance with IEC 60747-1. An alternative definition is: $T_{vj} = T_{amb} + P \times R_{th(j-a)}$, where $R_{th(j-a)}$ is a fixed value. The rating for $T_{vj}$ limits the allowable combinations of power dissipation ($P$) and ambient temperature ($T_{amb}$).

[2] Equivalent to discharging a 150 pF capacitor through a 330 Ω resistor. ESD performance of ±6 kV for pins LIN, $V_{BAT}$ and WAKE\_N is verified by an external test house.

[3] Equivalent to discharging a 100 pF capacitor through a 1.5 kΩ resistor.

[4] Equivalent to discharging a 200 pF capacitor through a 10 Ω resistor and a 0.75 μH coil.

9. Thermal characteristics

Table 6. Thermal characteristics
According to IEC 60747-1.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Typ</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{th(j-a)}$</td>
<td>thermal resistance from junction to ambient</td>
<td>SO8 package; in free air</td>
<td>145</td>
<td>K/W</td>
</tr>
<tr>
<td></td>
<td></td>
<td>HVSON8 package; in free air</td>
<td>50</td>
<td>K/W</td>
</tr>
</tbody>
</table>

[1] Junction temperature in accordance with IEC 60747-1. An alternative definition is: $T_{vj} = T_{amb} + P \times R_{th(j-a)}$, where $R_{th(j-a)}$ is a fixed value. The rating for $T_{vj}$ limits the allowable combinations of power dissipation ($P$) and ambient temperature ($T_{amb}$).

[2] Equivalent to discharging a 150 pF capacitor through a 330 Ω resistor. ESD performance of ±6 kV for pins LIN, $V_{BAT}$ and WAKE\_N is verified by an external test house.

[3] Equivalent to discharging a 100 pF capacitor through a 1.5 kΩ resistor.

[4] Equivalent to discharging a 200 pF capacitor through a 10 Ω resistor and a 0.75 μH coil.
## 10. Static characteristics

### Table 7. Static characteristics

$V_{BAT} = 5.5 \text{ V to } 27 \text{ V}; T_{j} = -40 {^\circ}\text{C to } +150 {^\circ}\text{C}; R_{L(LIN-VBAT)} = 500 \Omega$; all voltages are defined with respect to ground; positive currents flow into the IC; typical values are given at $V_{BAT} = 12 \text{ V}$; unless otherwise specified:[1]

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_{BAT}$</td>
<td>supply current on pin $V_{BAT}$</td>
<td>Sleep mode; $V_{LIN} = V_{BAT}$; $V_{WAKE_N} = V_{BAT}$; $V_{TXD} = 0 \text{ V}$; $V_{SLP_N} = 0 \text{ V}$</td>
<td>2</td>
<td>7</td>
<td>10</td>
<td>$\mu\text{A}$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Standby mode; bus recessive; $V_{INH} = V_{BAT}$; $V_{LIN} = V_{BAT}$; $V_{WAKE_N} = V_{BAT}$; $V_{TXD} = 0 \text{ V}$; $V_{SLP_N} = 0 \text{ V}$</td>
<td>150</td>
<td>450</td>
<td>1000</td>
<td>$\mu\text{A}$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Standby mode; bus dominant; $V_{BAT} = 12 \text{ V}$; $V_{INH} = 12 \text{ V}$; $V_{LIN} = 0 \text{ V}$; $V_{WAKE_N} = 12 \text{ V}$; $V_{TXD} = 0 \text{ V}$; $V_{SLP_N} = 0 \text{ V}$</td>
<td>300</td>
<td>800</td>
<td>1200</td>
<td>$\mu\text{A}$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Normal mode; bus recessive; $V_{INH} = V_{BAT}$; $V_{LIN} = V_{BAT}$; $V_{WAKE_N} = V_{BAT}$; $V_{TXD} = 5 \text{ V}$; $V_{SLP_N} = 5 \text{ V}$</td>
<td>300</td>
<td>800</td>
<td>1600</td>
<td>$\mu\text{A}$</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Normal mode; bus dominant; $V_{BAT} = 12 \text{ V}$; $V_{INH} = 12 \text{ V}$; $V_{WAKE_N} = 12 \text{ V}$; $V_{TXD} = 0 \text{ V}$; $V_{SLP_N} = 5 \text{ V}$</td>
<td>1</td>
<td>2</td>
<td>4</td>
<td>$\text{mA}$</td>
</tr>
</tbody>
</table>

### Power-on reset

- $V_{\text{th(POR)L}}$: LOW-level power-on reset threshold voltage
- $V_{\text{th(POR)H}}$: HIGH-level power-on reset threshold voltage
- $V_{\text{hys(POR)}}$: power-on reset hysteresis voltage
- $V_{\text{th(BATL)L}}$: LOW-level $V_{BAT}$ LOW threshold voltage
- $V_{\text{th(BATL)H}}$: HIGH-level $V_{BAT}$ LOW threshold voltage
- $V_{\text{hys(BATL)}}$: $V_{BAT}$ LOW hysteresis voltage

<table>
<thead>
<tr>
<th>$V_{\text{th(POR)L}}$</th>
<th>LOW-level power-on reset threshold voltage</th>
<th>power-on reset</th>
<th>1.6</th>
<th>3.1</th>
<th>3.9</th>
<th>$\text{V}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{\text{th(POR)H}}$</td>
<td>HIGH-level power-on reset threshold voltage</td>
<td>2.3</td>
<td>3.4</td>
<td>4.3</td>
<td>$\text{V}$</td>
<td></td>
</tr>
<tr>
<td>$V_{\text{hys(POR)}}$</td>
<td>power-on reset hysteresis voltage</td>
<td>0.05</td>
<td>0.3</td>
<td>1</td>
<td>$\text{V}$</td>
<td></td>
</tr>
<tr>
<td>$V_{\text{th(BATL)L}}$</td>
<td>LOW-level $V_{BAT}$ LOW threshold voltage</td>
<td>3.9</td>
<td>4.4</td>
<td>4.7</td>
<td>$\text{V}$</td>
<td></td>
</tr>
<tr>
<td>$V_{\text{th(BATL)H}}$</td>
<td>HIGH-level $V_{BAT}$ LOW threshold voltage</td>
<td>4.2</td>
<td>4.7</td>
<td>4.9</td>
<td>$\text{V}$</td>
<td></td>
</tr>
<tr>
<td>$V_{\text{hys(BATL)}}$</td>
<td>$V_{BAT}$ LOW hysteresis voltage</td>
<td>0.05</td>
<td>0.3</td>
<td>1</td>
<td>$\text{V}$</td>
<td></td>
</tr>
</tbody>
</table>

### Pin TXD

- $V_{IH}$: HIGH-level input voltage
- $V_{IL}$: LOW-level input voltage
- $V_{hys}$: hysteresis voltage
- $R_{PD(TXD)}$: pull-down resistance on pin TXD
- $I_{IL}$: LOW-level input current
- $I_{OL}$: LOW-level output current

<table>
<thead>
<tr>
<th>$V_{IH}$</th>
<th>HIGH-level input voltage</th>
<th>2</th>
<th>-</th>
<th>7</th>
<th>$\text{V}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{IL}$</td>
<td>LOW-level input voltage</td>
<td>-0.3</td>
<td>-</td>
<td>+0.8</td>
<td>$\text{V}$</td>
</tr>
<tr>
<td>$V_{hys}$</td>
<td>hysteresis voltage</td>
<td>50</td>
<td>200</td>
<td>400</td>
<td>$\text{mV}$</td>
</tr>
<tr>
<td>$R_{PD(TXD)}$</td>
<td>pull-down resistance on pin TXD</td>
<td>$V_{TXD} = 5 \text{ V}$</td>
<td>140</td>
<td>500</td>
<td>1200</td>
</tr>
<tr>
<td>$I_{IL}$</td>
<td>LOW-level input current</td>
<td>$V_{TXD} = 0 \text{ V}$</td>
<td>-5</td>
<td>-</td>
<td>+5</td>
</tr>
<tr>
<td>$I_{OL}$</td>
<td>LOW-level output current</td>
<td>local wake-up request; Standby mode; $V_{WAKE_N} = 0 \text{ V}$; $V_{LIN} = V_{BAT}$; $V_{TXD} = 0.4 \text{ V}$</td>
<td>1.5</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>
## Table 7. Static characteristics ...continued

$V_{BAT} = 5.5$ V to 27 V; $T_J = -40$ °C to +150 °C; $R_{L(LIN-VBAT)} = 500$ Ω; all voltages are defined with respect to ground; positive currents flow into the IC; typical values are given at $V_{BAT} = 12$ V; unless otherwise specified.[1]

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pin SLP_N</td>
<td>$V_{IH}$ HIGH-level input voltage</td>
<td>$V_{BAT} - 1$</td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>$V_{IL}$ LOW-level input voltage</td>
<td>$V_{BAT} - 3.3$</td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>$V_{hys}$ hysteresis voltage</td>
<td></td>
<td>-0.3</td>
<td></td>
<td>+0.8</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>$R_{PD(SLP_N)}$ pull-down resistance on pin SLP_N</td>
<td>$V_{SLP_N} = 5$ V</td>
<td>140</td>
<td>500</td>
<td>1200</td>
<td>kΩ</td>
</tr>
<tr>
<td></td>
<td>$I_{IL}$ LOW-level input current</td>
<td>$V_{SLP_N} = 0$ V</td>
<td>-5</td>
<td>0</td>
<td>+5</td>
<td>μA</td>
</tr>
<tr>
<td>Pin RXD (open-drain)</td>
<td>$I_{OL}$ LOW-level output current</td>
<td>Normal mode; $V_{LIN} = 0$ V; $V_{RXD} = 0.4$ V</td>
<td>1.5</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>$I_{LH}$ HIGH-level leakage current</td>
<td>Normal mode; $V_{LIN} = V_{BAT}$; $V_{RXD} = 5$ V</td>
<td>-5</td>
<td>0</td>
<td>+5</td>
<td>μA</td>
</tr>
<tr>
<td>Pin WAKE_N</td>
<td>$V_{IH}$ HIGH-level input voltage</td>
<td>$V_{BAT} - 1$</td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>$V_{IL}$ LOW-level input voltage</td>
<td>$V_{BAT} - 3.3$</td>
<td></td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>$I_{pu(L)}$ LOW-level pull-up current</td>
<td>$V_{WAKE_N} = 0$ V</td>
<td>-30</td>
<td>-12</td>
<td>-1</td>
<td>μA</td>
</tr>
<tr>
<td></td>
<td>$I_{LH}$ HIGH-level leakage current</td>
<td>$V_{WAKE_N} = 27$ V; $V_{BAT} = 27$ V</td>
<td>-5</td>
<td>0</td>
<td>+5</td>
<td>μA</td>
</tr>
<tr>
<td>Pin INH</td>
<td>$R_{SW(VBAT-INH)}$ switch-on resistance between pins $V_{BAT}$ and INH</td>
<td>Standby; Normal and Power-on modes; $I_{INH} = -15$ mA; $V_{BAT} = 12$ V</td>
<td>-</td>
<td>20</td>
<td>50</td>
<td>Ω</td>
</tr>
<tr>
<td></td>
<td>$I_{LH}$ HIGH-level leakage current</td>
<td>Sleep mode; $V_{INH} = 27$ V; $V_{BAT} = 27$ V</td>
<td>-5</td>
<td>0</td>
<td>+5</td>
<td>μA</td>
</tr>
<tr>
<td>Pin LIN</td>
<td>$I_{BUS_LIM}$ current limitation for driver dominant state</td>
<td>$V_{BAT} = 18$ V; $V_{LIN} = 18$ V; $V_{TXD} = 0$ V</td>
<td>40</td>
<td>100</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td>$R_{pu}$ pull-up resistance</td>
<td>Sleep mode; $V_{SLP_N} = 0$ V</td>
<td>50</td>
<td>160</td>
<td>250</td>
<td>kΩ</td>
</tr>
<tr>
<td></td>
<td>$I_{BUS_PAS_rec}$ receiver recessive input leakage current</td>
<td>$V_{LIN} = 27$ V; $V_{BAT} = 5.5$ V; $V_{TXD} = 5$ V</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>μA</td>
</tr>
<tr>
<td></td>
<td>$I_{BUS_PAS_dom}$ receiver dominant input leakage current including pull-up resistor</td>
<td>Normal mode; $V_{TXD} = 5$ V; $V_{LIN} = 0$ V; $V_{BAT} = 12$ V</td>
<td>-600</td>
<td>-</td>
<td>-</td>
<td>μA</td>
</tr>
<tr>
<td></td>
<td>$V_{SerDiode}$ voltage drop at the serial diodes</td>
<td>in pull-up path with $R_{slave}$; $I_{SerDiode} = 10$ μA</td>
<td>0.4</td>
<td></td>
<td>1.0</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>$I_{L(log)}$ loss of ground leakage current</td>
<td>$V_{BAT} = 27$ V; $V_{LIN} = 0$ V</td>
<td>-750</td>
<td></td>
<td>+10</td>
<td>μA</td>
</tr>
<tr>
<td></td>
<td>$I_{L(lsb)}$ loss of battery leakage current</td>
<td>$V_{BAT} = 0$ V; $V_{LIN} = 27$ V</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>μA</td>
</tr>
</tbody>
</table>
### Table 7. Static characteristics ...continued

\( V_{\text{BAT}} = 5.5 \, \text{V to 27 V}; \, T_{\text{J}} = -40 ^\circ \text{C to} +150 ^\circ \text{C}; R_{L(\text{LIN-VBAT})} = 500 \, \Omega; \) all voltages are defined with respect to ground; positive currents flow into the IC; typical values are given at \( V_{\text{BAT}} = 12 \, \text{V}; \) unless otherwise specified.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{\text{th(dom)RX}} )</td>
<td>receiver dominant</td>
<td>threshold voltage</td>
<td>-</td>
<td>-</td>
<td>0.4( V_{\text{BAT}} )</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>threshold voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_{\text{th(rec)RX}} )</td>
<td>receiver recessive</td>
<td>threshold voltage</td>
<td>0.6( V_{\text{BAT}} )</td>
<td>-</td>
<td>-</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>threshold voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_{\text{th(RX)cntr}} )</td>
<td>center receiver</td>
<td>threshold voltage</td>
<td>( V_{\text{th(RX)AV}} = (V_{\text{th(rec)RX}} + V_{\text{th(dom)RX}}) / 2 )</td>
<td>0.475( V_{\text{BAT}} )</td>
<td>0.5( V_{\text{BAT}} )</td>
<td>0.525( V_{\text{BAT}} )</td>
</tr>
<tr>
<td></td>
<td>threshold voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_{\text{th(hys)RX}} )</td>
<td>receiver hysteresis</td>
<td>threshold voltage</td>
<td>-</td>
<td>-</td>
<td>0.175( V_{\text{BAT}} )</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>threshold voltage</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( R_{\text{slave}} )</td>
<td>slave resistance</td>
<td>connected between pins LIN and V_{\text{BAT}}; V_{\text{LIN}} = 0 , \text{V}; V_{\text{BAT}} = 12 , \text{V}</td>
<td>20</td>
<td>30</td>
<td>47</td>
<td>k( \Omega )</td>
</tr>
<tr>
<td>( C_{\text{LIN}} )</td>
<td>capacitance on pin LIN</td>
<td></td>
<td>-</td>
<td>-</td>
<td>30</td>
<td>pF</td>
</tr>
<tr>
<td>( V_{o(dom)} )</td>
<td>dominant output voltage</td>
<td>Normal mode; ( V_{\text{TXD}} = 0 , \text{V}; ) ( V_{\text{BAT}} = 7.0 , \text{V} )</td>
<td>-</td>
<td>-</td>
<td>1.4</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Normal mode; ( V_{\text{TXD}} = 0 , \text{V}; ) ( V_{\text{BAT}} = 18 , \text{V} )</td>
<td>-</td>
<td>-</td>
<td>2.0</td>
<td>V</td>
</tr>
</tbody>
</table>

**Thermal shutdown**

\( T_{\text{j(sd)}} \) shutdown junction temperature

<table>
<thead>
<tr>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>150</td>
<td>175</td>
<td>200</td>
<td>°C</td>
</tr>
</tbody>
</table>

[1] All parameters are guaranteed by design over the virtual junction temperature range. Products are 100 % tested at 125 °C ambient temperature on wafer level (pre-testing). Cased products are 100 % tested at 25 °C ambient temperature (final testing). Both pre-testing and final testing use correlated test conditions to cover the specified temperature and power supply voltage range.


### 11. Dynamic characteristics

#### Table 8. Dynamic characteristics

\( V_{\text{BAT}} = 5.5 \, \text{V to 18 V}; \, T_{\text{J}} = -40 ^\circ \text{C to} +150 ^\circ \text{C}; R_{L(\text{LIN-VBAT})} = 500 \, \Omega; \) all voltages are defined with respect to ground; positive currents flow into the IC; typical values are given at \( V_{\text{BAT}} = 12 \, \text{V}; \) see Figure 5; unless otherwise specified.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \delta1 )</td>
<td>duty cycle 1</td>
<td>( V_{\text{th(rec)(max)}} = 0.744 \times V_{\text{BAT}}; ) ( V_{\text{th(dom)(max)}} = 0.581 \times V_{\text{BAT}}; ) ( t_{\text{bit}} = 50 , \mu s; ) ( V_{\text{BAT}} = 7 , \text{V to 18 V} )</td>
<td>0.396</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( V_{\text{th(rec)(max)}} = 0.76 \times V_{\text{BAT}}; ) ( V_{\text{th(dom)(max)}} = 0.593 \times V_{\text{BAT}}; ) ( t_{\text{bit}} = 50 , \mu s; ) ( V_{\text{BAT}} = 5.5 , \text{V to 7.0 V} )</td>
<td>0.396</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>( \delta2 )</td>
<td>duty cycle 2</td>
<td>( V_{\text{th(rec)(min)}} = 0.422 \times V_{\text{BAT}}; ) ( V_{\text{th(dom)(min)}} = 0.284 \times V_{\text{BAT}}; ) ( t_{\text{bit}} = 50 , \mu s; ) ( V_{\text{BAT}} = 7.6 , \text{V to 18 V} )</td>
<td>-</td>
<td>-</td>
<td>0.581</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( V_{\text{th(rec)(min)}} = 0.41 \times V_{\text{BAT}}; ) ( V_{\text{th(dom)(min)}} = 0.275 \times V_{\text{BAT}}; ) ( t_{\text{bit}} = 50 , \mu s; ) ( V_{\text{BAT}} = 6.1 , \text{V to 7.6 V} )</td>
<td>-</td>
<td>-</td>
<td>0.581</td>
<td></td>
</tr>
</tbody>
</table>


Table 8. Dynamic characteristics …continued

V_{BAT} = 5.5 V to 18 V; T_{vj} = -40 °C to +150 °C; R_{L(LIN-V_{BAT})} = 500 Ω; all voltages are defined with respect to ground; positive currents flow into the IC; typical values are given at V_{BAT} = 12 V; see Figure 5; unless otherwise specified.[1]

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>δ3δ3</td>
<td>duty cycle 3</td>
<td>V_{th(rec)(max)} = 0.778 × V_{BAT}; V_{th(dom)(max)} = 0.616 × V_{BAT}; t_bus = 96 μs; V_{BAT} = 7 V to 18 V</td>
<td>0.417</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_{th(rec)(max)} = 0.797 × V_{BAT}; V_{th(dom)(max)} = 0.630 × V_{BAT}; t_bus = 96 μs; V_{BAT} = 5.5 V to 7 V</td>
<td>0.417</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>δ4δ4</td>
<td>duty cycle 4</td>
<td>V_{th(rec)(min)} = 0.389 × V_{BAT}; V_{th(dom)(min)} = 0.251 × V_{BAT}; t_bus = 96 μs; V_{BAT} = 7.6 V to 18 V</td>
<td>0.590</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>V_{th(rec)(min)} = 0.378 × V_{BAT}; V_{th(dom)(min)} = 0.242 × V_{BAT}; t_bus = 96 μs; V_{BAT} = 6.1 V to 7.6 V</td>
<td>0.590</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
</tbody>
</table>

Timing characteristics

| t_i | fall time | [2][4] | - | - | 22.5 µs |
| t_r | rise time | [2][4] | - | - | 22.5 µs |
| Δt | difference between rise and fall time | V_{BAT} = 7.3 V | [2][4] | -5 | +5 | µs |
| t_{PD(TX)} | transmitter propagation delay | [2] | - | - | 6 | µs |
| t_{PD(TX).sym} | transmitter propagation delay symmetry | -2.5 | - | +2.5 | µs |
| t_{PD(RX)} | receiver propagation delay | [6] | - | - | 6 | µs |
| t_{PD(RX).sym} | receiver propagation delay symmetry | -2 | - | +2 | µs |
| t_{wake(dom):LIN} | dominant wake-up time on pin LIN | Sleep mode | 30 | 80 | 150 | µs |
| t_{wake(dom):WAKE_N} | dominant wake-up time on pin WAKE_N | Sleep mode | 7 | 30 | 50 | µs |
| t_{goto:nom} | go to normal time | time period for mode change from Sleep, Power-on or Standby mode into Normal mode | 2 | 5 | 10 | µs |
| t_{init:nom} | normal mode initialization time | 5 | - | 20 | µs |
| t_{goto:sleep} | go to sleep time | time period for mode change from Normal slope mode into Sleep mode | 2 | 5 | 10 | µs |
| t_{0c(dom):TXD} | TXD dominant time-out time | V_{TXD} = 0 V | 27 | 55 | 90 | ms |

[1] All parameters are guaranteed by design over the virtual junction temperature range. Products are 100 % tested at 125 °C ambient temperature on wafer level (pre-testing). Cased products are 100 % tested at 25 °C ambient temperature (final testing). Both pre-testing and final testing use correlated test conditions to cover the specified temperature and power supply voltage range.

[2] Not applicable for the /10 version of the TJA1021.

[3] \[ \delta I = \frac{I_{bus\text{rec}(min)}}{2 \times I_{bit}} \]

[4] Bus load conditions are: C_L = 1 nF and R_L = 1 kΩ; C_L = 6.8 nF and R_L = 660 Ω; C_L = 10 nF and R_L = 500 Ω.
[5] \( \delta_2, \delta_4 = \frac{t_{bus(rec)(max)}}{2 \times t_{bit}} \)

[6] Load condition pin RXD: \( C_{RXD} = 20 \) pF and \( R_{RXD} = 2.4 \) k\( \Omega \).

[7] For \( V_{BAT} > 18 \) V the LIN transmitter might be suppressed. If TXD is HIGH then the LIN transmitter output is recessive.

Fig 5. Timing diagram LIN transceiver
12. Application information

Immunity against automotive transients (malfunction and damage) in accordance with LIN EMC Test Specification / Version 1.0; August 1, 2004.

The waveforms of the applied transients are according to ISO7637-2: Draft 2002-12, test pulses 1, 2a, 3a and 3b.

Fig 6. Typical application of the TJA1021

13. Test information

Immunity against automotive transients (malfunction and damage) in accordance with LIN EMC Test Specification / Version 1.0; August 1, 2004.

The waveforms of the applied transients are according to ISO7637-2: Draft 2002-12, test pulses 1, 2a, 3a and 3b.

13.1 Quality information

This product has been qualified to the appropriate Automotive Electronics Council (AEC) standard Q100 or Q101 and is suitable for use in automotive applications.
14. Package outline

SO8: plastic small outline package; 8 leads; body width 3.9 mm

**DIMENSIONS (inch dimensions are derived from the original mm dimensions)**

<table>
<thead>
<tr>
<th>UNIT</th>
<th>A max.</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
<th>b_p</th>
<th>c</th>
<th>D(1)</th>
<th>E(2)</th>
<th>e</th>
<th>H_E</th>
<th>L</th>
<th>L_p</th>
<th>Q</th>
<th>V</th>
<th>w</th>
<th>y</th>
<th>Z(1)</th>
<th>θ</th>
</tr>
</thead>
<tbody>
<tr>
<td>mm</td>
<td>1.75</td>
<td>0.25</td>
<td>1.45</td>
<td>0.25</td>
<td>0.49</td>
<td>0.25</td>
<td>5.0</td>
<td>4.0</td>
<td>3.8</td>
<td>1.27</td>
<td>6.2</td>
<td>1.05</td>
<td>1.0</td>
<td>0.7</td>
<td>0.25</td>
<td>0.25</td>
<td>0.1</td>
<td>0.7</td>
</tr>
<tr>
<td>inches</td>
<td>0.069</td>
<td>0.010</td>
<td>0.004</td>
<td>0.010</td>
<td>0.049</td>
<td>0.010</td>
<td>0.20</td>
<td>0.16</td>
<td>0.244</td>
<td>0.041</td>
<td>0.039</td>
<td>0.026</td>
<td>0.024</td>
<td>0.01</td>
<td>0.004</td>
<td>0.026</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Notes**
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

**OUTLINE VERSION**

<table>
<thead>
<tr>
<th>REFERENCES</th>
<th>EUROPEAN PROJECTION</th>
<th>ISSUE DATE</th>
</tr>
</thead>
<tbody>
<tr>
<td>IEC</td>
<td>JEDEC</td>
<td>JEITA</td>
</tr>
<tr>
<td>SOT96-1</td>
<td>076E03</td>
<td>MS-012</td>
</tr>
</tbody>
</table>

**Fig 8. Package outline SOT96-1 (SO8)**
HVSON8: plastic thermal enhanced very thin small outline package; no leads; 8 terminals; body 3 x 3 x 0.85 mm

SOT782-1

Dimensions

<table>
<thead>
<tr>
<th>Unit(1)</th>
<th>A</th>
<th>A₁</th>
<th>b</th>
<th>c</th>
<th>D</th>
<th>Dₘ</th>
<th>E</th>
<th>Eₘ</th>
<th>e₁</th>
<th>K</th>
<th>L</th>
<th>v</th>
<th>w</th>
<th>y</th>
<th>y₁</th>
</tr>
</thead>
<tbody>
<tr>
<td>max</td>
<td>1.00</td>
<td>0.05</td>
<td>0.35</td>
<td>3.10</td>
<td>2.45</td>
<td>3.10</td>
<td>1.65</td>
<td>0.35</td>
<td>0.45</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>mm nom</td>
<td>0.85</td>
<td>0.03</td>
<td>0.30</td>
<td>0.20</td>
<td>3.00</td>
<td>2.40</td>
<td>3.00</td>
<td>1.60</td>
<td>0.65</td>
<td>1.95</td>
<td>0.30</td>
<td>0.40</td>
<td>0.10</td>
<td>0.05</td>
<td>0.05</td>
</tr>
<tr>
<td>min</td>
<td>0.80</td>
<td>0.00</td>
<td>0.25</td>
<td>2.90</td>
<td>2.35</td>
<td>2.90</td>
<td>1.55</td>
<td>0.25</td>
<td>0.35</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note
1. Plastic or metal protrusions of 0.075 maximum per side are not included.

Fig 9. Package outline SOT782-1 (HVSON8)
15. Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling ensure that the appropriate precautions are taken as described in JESD625-A or equivalent standards.

16. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 “Surface mount reflow soldering description”.

16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leadless or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

16.3 Wave soldering

Key characteristics in wave soldering are:
Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave

- Solder bath specifications, including temperature and impurities

16.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 10) than a SnPb process, thus reducing the process window.
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board.
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 9 and 10.

Table 9. SnPb eutectic process (from J-STD-020C)

<table>
<thead>
<tr>
<th>Package thickness (mm)</th>
<th>Package reflow temperature (°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Volume (mm³)</td>
</tr>
<tr>
<td></td>
<td>&lt; 350</td>
</tr>
<tr>
<td>&lt; 2.5</td>
<td>235</td>
</tr>
<tr>
<td>≥ 2.5</td>
<td>220</td>
</tr>
</tbody>
</table>

Table 10. Lead-free process (from J-STD-020C)

<table>
<thead>
<tr>
<th>Package thickness (mm)</th>
<th>Package reflow temperature (°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Volume (mm³)</td>
</tr>
<tr>
<td></td>
<td>&lt; 350</td>
</tr>
<tr>
<td>&lt; 1.6</td>
<td>260</td>
</tr>
<tr>
<td>1.6 to 2.5</td>
<td>260</td>
</tr>
<tr>
<td>&gt; 2.5</td>
<td>250</td>
</tr>
</tbody>
</table>

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 10.
For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”.
17. Revision history

Table 11. Revision history

<table>
<thead>
<tr>
<th>Document ID</th>
<th>Release date</th>
<th>Data sheet status</th>
<th>Change notice</th>
<th>Supersedes</th>
</tr>
</thead>
<tbody>
<tr>
<td>TJA1021_5</td>
<td>20091022</td>
<td>Product data sheet</td>
<td>-</td>
<td>TJA1021_4</td>
</tr>
<tr>
<td>Modifications</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HVSON package</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TJA1021_4</td>
<td>20090119</td>
<td>Product data sheet</td>
<td>-</td>
<td>TJA1021_3</td>
</tr>
<tr>
<td>TJA1021_3</td>
<td>20071008</td>
<td>Product data sheet</td>
<td>-</td>
<td>TJA1021_2</td>
</tr>
<tr>
<td>TJA1021_2</td>
<td>20070903</td>
<td>Preliminary data sheet</td>
<td>-</td>
<td>TJA1021_1</td>
</tr>
<tr>
<td>TJA1021_1</td>
<td>20061016</td>
<td>Objective data sheet</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>
18. Legal information

18.1 Data sheet status

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Objective [short] data sheet</td>
<td>Development</td>
<td>This document contains data from the objective specification for product development.</td>
</tr>
<tr>
<td>Preliminary [short] data sheet</td>
<td>Qualification</td>
<td>This document contains data from the preliminary specification.</td>
</tr>
<tr>
<td>Product [short] data sheet</td>
<td>Production</td>
<td>This document contains the product specification.</td>
</tr>
</tbody>
</table>

[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term ‘short data sheet’ is explained in section “Definitions”.
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

18.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer’s own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export may require a prior authorization from national authorities.

Bare die — All die are tested on compliance with their related technical specifications as stated in this data sheet up to the point of wafer sawing and are handled in accordance with the NXP Semiconductors storage and transportation conditions. If there are data sheet limits not guaranteed, these will be separately indicated in the data sheet. There are no post-packing tests performed on individual die or wafers.

NXP Semiconductors has no control of third party procedures in the sawing, handling, packing or assembly of the die. Accordingly, NXP Semiconductors assumes no liability for device functionality or performance of the die or systems after third party sawing, handling, packing or assembly of the die. It is the responsibility of the customer to test and qualify their application in which the die is used.

All die sales are conditioned upon and subject to the customer entering into a written die sale agreement with NXP Semiconductors through its legal department.

18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.
19. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com
20. Contents

1 General description ...................... 1
2 Features .................................. 1
  2.1 General .................................. 1
  2.2 Low power management .................. 1
  2.3 Protection mechanisms ................. 1
3 Quick reference data ....................... 2
4 Ordering information ...................... 2
5 Block diagram ............................. 3
6 Pinning information ....................... 4
  6.1 Pinning .................................. 4
  6.2 Pin description ......................... 4
7 Functional description ..................... 4
  7.1 Operating modes ......................... 4
  7.2 Sleep mode ............................. 6
  7.3 Standby mode ........................... 6
  7.4 Normal mode ............................ 7
  7.5 Wake-up ................................. 7
  7.6 Remote and local wake-up ............... 7
  7.7 Wake-up via mode transition .......... 7
  7.8 Wake-up source recognition ............ 8
  7.9 TXD dominant time-out function ....... 8
  7.10 Fail-safe features ..................... 8
8 Limiting values ........................... 10
9 Thermal characteristics .................... 10
10 Static characteristics ..................... 11
11 Dynamic characteristics .................. 13
12 Application information ................... 16
13 Test information .......................... 16
  13.1 Quality information .................... 16
14 Package outline ........................... 17
15 Handling information ...................... 19
16 Soldering of SMD packages ............... 19
  16.1 Introduction to soldering .............. 19
  16.2 Wave and reflow soldering ............. 19
  16.3 Wave soldering ......................... 19
  16.4 Reflow soldering ....................... 20
17 Revision history ......................... 22
18 Legal information ......................... 23
  18.1 Data sheet status ....................... 23
  18.2 Definitions ............................ 23
  18.3 Disclaimers ............................ 23
  18.4 Trademarks ............................. 23
19 Contact information ....................... 24
20 Contents .................................. 25