LPC1850/30/20/10

32-bit ARM Cortex-M3 microcontroller; up to 200 kB SRAM; Ethernet, two High-speed USB, LCD, and NAND controllers

Rev. 00.09 — 17 September 2010 **Objective data sheet**

1. General description

The LPC1850/30/20/10 are ARM Cortex-M3 based microcontrollers for embedded applications. The ARM Cortex-M3 is a next generation core that offers system enhancements such as low power consumption, enhanced debug features, and a high level of support block integration.

The LPC1850/30/20/10 operate at CPU frequencies of up to 150 MHz. The ARM Cortex-M3 CPU incorporates a 3-stage pipeline and uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals. The ARM Cortex-M3 CPU also includes an internal prefetch unit that supports speculative branching.

The LPC1850/30/20/10 include up to 200 kB of on-chip SRAM data memory, a quad SPI Flash Interface (SPIFI), a State Configuration Timer (SCT) subsystem, two High-speed USB controllers, Ethernet, LCD, an external memory controller, and multiple digital and analog peripherals.

2. Features and benefits

- Processor core
  - ARM Cortex-M3 processor, running at frequencies of up to 150 MHz.
  - ARM Cortex-M3 built-in Memory Protection Unit (MPU) supporting eight regions.
  - ARM Cortex-M3 built-in Nested Vectored Interrupt Controller (NVIC).
  - Non-maskable Interrupt (NMI) input.
  - JTAG and Serial Wire Debug, serial trace, eight breakpoints, and four watch points.
  - ETM and ETB support.
  - System tick timer.
- On-chip memory
  - 136 kB SRAM for code and data use.
  - Two 32 kB SRAM blocks with separate bus access. Both SRAM blocks can be powered down individually.
  - 32 kB ROM containing boot code and on-chip software drivers.
  - 32-bit One-Time Programmable (OTP) memory for customer use.
- Clock generation unit
  - Crystal oscillator with an operating range of 1 MHz to 25 MHz.
  - 12 MHz internal RC oscillator trimmed to 1% accuracy.
  - Ultra-low power RTC crystal oscillator.

- Two PLLs allow CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. Second PLL can be used for USB.
- Clock output.

- Serial interfaces:
  - Quad SPI Flash Interface (SPIFI) with four lanes and up to 80 Mbps/lane.
  - 10/100T Ethernet MAC with RMII and MII interfaces and DMA support for high throughput at low CPU load.
  - One High-speed USB 2.0 Host/Device/OTG interface with DMA support and on-chip PHY.
  - One High-speed USB 2.0 Host/Device interface with DMA support, on-chip full-speed PHY and ULPI interface to external high-speed PHY.
  - Four 550 UARTs with DMA support: one UART with full modem interface; one UART with IrDA interface; three USARTs support synchronous mode and a smart card interface conforming to ISO7816 specification.
  - One C_CAN 2.0B controller with one channel.
  - Two SSP controllers with FIFO and multi-protocol support. Both SSPs with DMA support.
  - One Fast-mode Plus I^2C-bus interface with monitor mode and with open-drain I/O pins conforming to the full I^2C-bus specification. Supports data rates of up to 1 Mbit/s.
  - One Fast-mode Plus I^2C-bus interfaces with monitor mode and standard I/O pins supporting data rates of up to 1 Mbit/s.
  - One I^2S interface with DMA support and with one input and one output.
- Digital peripherals:
  - External Memory Controller (EMC) supporting external SRAM, ROM, flash, and SDRAM devices.
  - LCD controller with DMA support and a programmable display resolution of up to 1024H × 768V. Supports monochrome and color STN panels and TNT color panels; supports 1/2/4/8 bpp CLUT and 16/24-bit direct pixel mapping.
  - SD card interface.
  - Eight-channel General-Purpose DMA (GPDMA) controller can access all memories on the AHB and all DMA-capable AHB slaves.
  - Up to 80 General-Purpose Input/Output (GPIO) pins with configurable pull-up/pull-down resistors and open-drain modes.
  - GPIO registers are located on the AHB for fast access. GPIO ports have DMA support.
  - State Configuration Timer (SCT) subsystem on AHB.
  - Four general-purpose timer/counters with capture and match capabilities.
  - One motor control PWM for three-phase motor control.
  - One Quadrature Encoder Interface (QEI).
  - Repetitive Interrupt timer (RI timer).
  - Windowed watchdog timer.
  - Ultra-low power Real-Time Clock (RTC) on separate power domain with 256 bytes of battery powered backup registers.
  - Alarm timer; can be battery powered.
- Analog peripherals:
  - One 10-bit DAC with DMA support and a data conversion rate of 400 kSamples/s.

- Two 10-bit ADCs with DMA support and a data conversion rate of 400 kSamples/s.
- Security:
  - AES decryption engine.
  - Two 128-bit secure OTP memories for AES key storage and customer use.
  - Unique Id for each device.
- Power:
  - Single 3.3 V (2.0 V to 3.6 V) power supply with on-chip DC-DC converter for the core supply and the RTC power domain.
  - RTC power domain can be powered separately by a 3 V battery supply.
  - Four reduced power modes: Sleep, Deep-sleep, Power-down, and Deep power-down.
  - Overdrive mode to increase CPU and bus clock frequency.
  - Processor wake-up from Sleep mode via wake-up interrupts from various peripherals.
  - Wake-up from Deep-sleep, Power-down, and Deep power-down modes via external interrupts and interrupts generated by battery powered blocks in the RTC power domain.
  - Brownout detect with four separate thresholds for interrupt and forced reset.
  - Power-On Reset (POR).
- Available as 100-pin and 144-pin LQFP packages and as 180-pin and 256-pin LBGA packages.

3. Applications

- Industrial
- Consumer
- White goods
- RFID readers
- e-Metering

4. Ordering information

Table 1. Ordering information

Type number	Package		
	Name	Description	Version
LPC1850	LBGA256	plastic low profile ball grid array package; 256 balls; body 17 x 17 x 1 mm	sot740-2
LPC1850	BGA180	<tbd>	<tbd>
LPC1830	LBGA256	plastic low profile ball grid array package; 256 balls; body 17 x 17 x 1 mm	sot740-2
LPC1830	BGA180	<tbd>	<tbd>
LPC1830	LQFP208	<tbd>	<tbd>
LPC1820	BGA100	<tbd>	<tbd>
LPC1820	LQFP144	<tbd>	<tbd>
LPC1810	BGA100	<tbd>	<tbd>
LPC1810	LQFP144	<tbd>	<tbd>

4.1 Ordering options

Table 2. Ordering options

Type number	SRAM	LCD	Ethernet	USB0 (host, device, OTG)	USB1 (host, device)	Package
LPC1850	200 kB	yes	yes	yes	yes	LBGA256
LPC1850	200 kB	yes	yes	yes	yes	BGA180
LPC1830	200 kB	no	yes	yes	yes	LBGA256
LPC1830	200 kB	no	yes	yes	yes	BGA180
LPC1830	200 kB	no	yes	yes	yes	LQFP208
LPC1820	168 kB	no	no	yes	no	BGA100
LPC1820	168 kB	no	no	yes	no	LQFP144
LPC1810	136 kB	no	no	no	no	BGA100
LPC1810	136 kB	no	no	no	no	LQFP144

5. Block diagram



Fig 1. LPC1850/30/20/10 Block diagram

6. Pinning information

6.1 Pinning



Transparent top view

Fig 2. Pin configuration LBGA256 package

6.2 Pin description

On the LPC1850/30/20/10, digital pins are grouped into 16 ports, named P0 to P9 and PA to PF, with up to 20 pins used per port. Each digital pin may support up to four different digital functions, including General Purpose I/O (GPIO), selectable through the SYSCON registers. Note that the pin name is not indicative of the GPIO port assigned to it.

Analog functions and power pins are pinned out separately and do not share pins with digital functions.

Table 3. Pin description

Symbol	LBGA256	Reset state	Type	Description
Multiplexed digital pins				
P0_0[2]	L3	I; PU	I/O	**GPIO0[0] —** General purpose digital input/output pin.
			I/O	**SSP1_MISO —** Master In Slave Out for SSP1.
			I	**ENET_RXD1 —** Ethernet receive data 1 (RMII/MII interface).
			-	n.c.
P0_1[2]	M2	I; PU	I/O	**GPIO0[1] —** General purpose digital input/output pin.
			I/O	**SSP1_MOSI —** Master Out Slave in for SSP1.
			I	**ENET_COL —** Ethernet Collision detect (MII interface).
			-	n.c.

Table 3. Pin description *…continued*

Symbol	LBGA256	Reset state	Type	Description
P1_0[2]	P2	I; PU	I/O	**GPIO0[4]** — General purpose digital input/output pin.
			I	**CTIN_3** — SCT input 3. Capture input 1 of timer 1.
			I/O	**EXTBUS_A5** — External memory address line 5.
			-	n.c.
P1_1[2]	R2	I; PU	I/O	**GPIO0[8]** — General purpose digital input/output pin.
			O	**CTOUT_7** — SCT output 7. Match output 3 of timer 1.
			I/O	**EXTBUS_A6** — External memory address line 6. Boot control pin 0.
			-	n.c.
P1_2[2]	R3	I; PU	I/O	**GPIO0[9]** — General purpose digital input/output pin.
			O	**CTOUT_6** — SCT output 6. Match output 2 of timer 1.
			I/O	**EXTBUS_A7** — External memory address line 7. Boot control pin 1.
			-	n.c.
P1_3[2]	P5	I; PU	I/O	**GPIO0[10]** — General purpose digital input/output pin.
			O	**CTOUT_8** — SCT output 8. Match output 0 of timer 2.
			-	n.c.
			O	**$\overline{\text{EXTBUS\_OE}}$** — LOW active Output Enable signal.
P1_4[2]	T3	I; PU	I/O	**GPIO0[11]** — General purpose digital input/output pin.
			O	**CTOUT_9** — SCT output 9. Match output 1 of timer 2.
			-	n.c.
			O	**$\overline{\text{EXTBUS\_BLS0}}$** — LOW active Byte Lane select signal 0.
P1_5[2]	R5	I; PU	I/O	**GPIO1[8]** — General purpose digital input/output pin.
			O	**CTOUT_10** — SCT output 10. Match output 2 of timer 2.
			-	n.c.
			O	**$\overline{\text{EXTBUS\_CS0}}$** — LOW active Chip Select 0 signal.
P1_6[2]	T4	I; PU	I/O	**GPIO1[9]** — General purpose digital input/output pin.
			I	**CTIN_5** — SCT input 5. Capture input 2 of timer 2.
			-	n.c.
			O	**$\overline{\text{EXTBUS\_WE}}$** — LOW active Write Enable signal.
P1_7[2]	T5	I; PU	I/O	**GPIO1[0]** — General purpose digital input/output pin.
			I	**U1_DSR** — Data Set Ready input for UART1.
			O	**CTOUT_13** — SCT output 13. Match output 1 of timer 3.
			I/O	**EXTBUS_D0** — External memory data line 0.
P1_8[2]	R7	I; PU	I/O	**GPIO1[1]** — General purpose digital input/output pin.
			O	**U1_DTR** — Data Terminal Ready output for UART1.
			O	**CTOUT_12** — SCT output 12. Match output 0 of timer 3.
			I/O	**EXTBUS_D1** — External memory data line 1.

Table 3. Pin description *...continued*

Symbol	LBGA256	Reset state	Type	Description
P1_9[2]	T7	I; PU	I/O	**GPIO1[2]** — General purpose digital input/output pin.
			O	**U1_RTS** — Request to Send output for UART1.
			O	**CTOUT_11** — SCT output 11. Match output 3 of timer 2.
			I/O	**EXTBUS_D2** — External memory data line 2.
P1_10[2]	R8	I; PU	I/O	**GPIO1[3]** — General purpose digital input/output pin.
			I	**U1_RI** — Ring Indicator input for UART1.
			O	**CTOUT_14** — SCT output 14. Match output 2 of timer 3.
			I/O	**EXTBUS_D3** — External memory data line 3.
P1_11[2]	T9	I; PU	I/O	**GPIO1[4]** — General purpose digital input/output pin.
			I	**U1_CTS** — Clear to Send input for UART1.
			O	**CTOUT_15** — SCT output 15. Match output 3 of timer 3.
			I/O	**EXTBUS_D4** — External memory data line 4.
P1_12[2]	R9	I; PU	I/O	**GPIO1[5]** — General purpose digital input/output pin.
			I	**U1_DCD** — Data Carrier Detect input for UART1.
			-	n.c.
			I/O	**EXTBUS_D5** — External memory data line 5.
P1_13[2]	R10	I; PU	I/O	**GPIO1[6]** — General purpose digital input/output pin.
			O	**U1_TXD** — Transmitter output for UART1.
			-	n.c.
			I/O	**EXTBUS_D6** — External memory data line 6.
P1_14[2]	R11	I; PU	I/O	**GPIO1[7]** — General purpose digital input/output pin.
			I	**U1_RXD** — Receiver input for UART1.
			-	n.c.
			I/O	**EXTBUS_D7** — External memory data line 7.
P1_15[2]	T12	I; PU	I/O	**GPIO0[2]** — General purpose digital input/output pin.
			O	**U2_TXD** — Transmitter output for UART2.
			-	n.c.
			I	**ENET_RXD0** — Ethernet receive data 0 (RMII/MII interface).
P1_16[2]	M7	I; PU	I/O	**GPIO0[3]** — General purpose digital input/output pin.
			I	**U2_RXD** — Receiver input for UART2.
			-	n.c.
			I	**ENET_CRS (ENET_CRS_DV)** — Ethernet Carrier Sense (MII interface) or Ethernet Carrier Sense/Data Valid (RMII interface).
P1_17[2]	M8	I; PU	I/O	**GPIO0[12]** — General purpose digital input/output pin.
			I/O	**U2_UCLK** — Serial clock input/output for UART2 in synchronous mode.
			-	n.c.
			I/O	**ENET_MDIO** — Ethernet MIIM data input and output.

Table 3. Pin description *…continued*

Symbol	LBGA256	Reset state	Type	Description
P1_18[2]	N12	I; PU	I/O	**GPIO0[13] —** General purpose digital input/output pin.
			I/O	**U2_DIR —** RS-485/EIA-485 output enable/direction control for UART2.
			-	n.c.
			O	**ENET_TXD0 —** Ethernet transmit data 0 (RMII/MII interface).
P1_19[2]	M11	<tbd>	I	**ENET_TX_CLK (ENET_REF_CLK) —** Ethernet Transmit Clock (MII interface) or Ethernet Reference Clock (RMII interface).
			I/O	**SSP1_SCK —** Serial clock for SSP1.
			-	n.c.
			-	n.c.
P1_20[2]	M10	I; PU	I/O	**GPIO0[15] —** General purpose digital input/output pin.
			I/O	**SSP1_SSEL —** Slave Select for SSP1.
			-	n.c.
			O	**ENET_TXD1 —** Ethernet transmit data 1 (RMII/MII interface).
P2_0[2]	T16	<tbd>	-	n.c.
			O	**U0_TXD —** Transmitter output for UART0.
			I/O	**EXTBUS_A13 —** External memory address line 13.
			O	**USB0_PWR_EN —** VBUS drive signal (towards external charge pump or power management unit); indicates that Vbus must be driven (active high).
P2_1[2]	N15	<tbd>	-	n.c.
			I	**U0_RXD —** Receiver input for USART0.
			I/O	**EXTBUS_A12 —** External memory address line 12.
			O	**USB0_PWR_FAULT —** Port power fault signal indicating overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect over-current condition).
P2_2[2]	M15	<tbd>	-	n.c.
			I/O	**U0_UCLK —** Serial clock input/output for USART0 in synchronous mode.
			I/O	**EXTBUS_A11 —** External memory address line 11.
			O	**USB0_IND1 —** <tbd>.
P2_3[2]	J12	<tbd>	-	n.c.
			I/O	**I2C1_SDA —** I^2C1 data input/output (this pin does not use a specialized I^2C pad).
			O	**U3_TXD —** Transmitter output for USART3.
			I	**CTIN_1 —** SCT input 1. Capture input 1 of timer 0. Capture input 1 of timer 2.
P2_4[2]	K11	<tbd>	-	n.c.
			I/O	**I2C1_SCL —** I^2C1 clock input/output (this pin does not use a specialized I^2C pad).
			I	**U3_RXD —** Receiver input for USART3.
			I	**CTIN_0 —** SCT input 0. Capture input 0 of timer 0, 1, 2, 3.

Table 3. Pin description *...continued*

Symbol	LBGA256	Reset state	Type	Description
P2_5[2]	K14	<tbd>	-	n.c.
			I	**CTIN_2 —** SCT input 2. Capture input 2 of timer 0.
			I	**USB1_VBUS —** Monitors the presence of USB1 bus power. **Note:** This signal must be HIGH for USB reset to occur.
			I	**ADCTRIG1 —** <tbd>.
P2_6[2]	K16	<tbd>	-	n.c.
			I/O	**U0_DIR —** RS-485/EIA-485 output enable/direction control for USART0.
			I/O	**EXTBUS_A10 —** External memory address line 10.
			O	**USB0_IND0 —** <tbd>.
P2_7[2]	H14	I; PU	I/O	**GPIO0[7] —** General purpose digital input/output pin. This pin is sampled at RESET for ISP entry.
			O	**CTOUT_1 —** SCT output 1. Match output 1 of timer 0.
			I/O	**U3_UCLK —** Serial clock input/output for USART3 in synchronous mode.
			I/O	**EXTBUS_A9 —** External memory address line 9.
P2_8[2]	J16	<tbd>	-	n.c.
			O	**CTOUT_0 —** SCT output 0. Match output 0 of timer 0.
			I/O	**U3_DIR —** RS-485/EIA-485 output enable/direction control for USART3.
			I/O	**EXTBUS_A8 —** External memory address line 8. Boot control pin 2.
P2_9[2]	H16	I; PU	I/O	**GPIO1[10] —** General purpose digital input/output pin.
			O	**CTOUT_3 —** SCT output 3. Match output 3 of timer 0.
			I/O	**U3_BAUD3 —** <tbd>for USART3.
			I/O	**EXTBUS_A0 —** External memory address line 0.
P2_10[2]	G16	I; PU	I/O	**GPIO0[14] —** General purpose digital input/output pin.
			O	**CTOUT_2 —** SCT output 2. Match output 2 of timer 0.
			O	**U2_TXD —** Transmitter output for USART2.
			I/O	**EXTBUS_A1 —** External memory address line 1.
P2_11[2]	F16	I; PU	I/O	**GPIO1[11] —** General purpose digital input/output pin.
			O	**CTOUT_5 —** SCT output 5. Match output 1 of timer 1.
			I	**U2_RXD —** Receiver input for USART2.
			I/O	**EXTBUS_A2 —** External memory address line 2.
P2_12[2]	E15	I; PU	I/O	**GPIO1[12] —** General purpose digital input/output pin.
			O	**CTOUT_4 —** SCT output 4. Match output 0 of timer 1.
			-	n.c.
			I/O	**EXTBUS_A3 —** External memory address line 3.
P2_13[2]	C16	I; PU	I/O	**GPIO1[13] —** General purpose digital input/output pin.
			I	**CTIN_4 —** SCT input 4. Capture input 2 of timer 1.
			-	n.c.
			I/O	**EXTBUS_A4 —** External memory address line 4.

Table 3. Pin description *…continued*

Symbol	LBGA256	Reset state	Type	Description
P3_0[2]	F13	<tbd>	I/O	**I2S_RX_SCK —** Receive Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I^2S-bus specification.
			O	**I2S_RX_MCLK —** I2S receive master clock.
			I/O	**I2S_TX_SCK —** I^2S transmit clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the *I^2S-bus specification*.
			O	**I2S_TX_MCLK —** I2S transmit master clock.
P3_1[2]	G11	<tbd>	I/O	**I2S_TX_WS —** Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the *I^2S-bus specification*.
			I/O	**I2S_RX_WS —** Receive Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the *I^2S-bus specification*.
			I	**CAN1_RD —** CAN1 receiver input.
			O	**USB1_IND1 —** <tbd>.
P3_2[2]	F11	<tbd>	I/O	**I2S_TX_SDA —** I^2S transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the *I^2S-bus specification*.
			I/O	**I2S_RX_SDA —** I^2S Receive data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the *I^2S-bus specification*.
			O	**CAN1_TD —** CAN1 transmitter output.
			O	**USB1_IND0 —** <tbd>.
P3_3[2]	B14	<tbd>	-	n.c.
			I/O	**SPI_SCK —** Serial clock for SPI.
			I/O	**SSP0_SCK —** Serial clock for SSP0.
			O	**SPIFI_SCK —** Serial clock for SPIFI.
P3_4[2]	A15	I; PU	I/O	**GPIO1[14] —** General purpose digital input/output pin.
			-	n.c.
			-	n.c.
			I/O	**SPIFI_SIO3 —** I/O lane 3 for SPIFI.
P3_5[2]	C12	I; PU	I/O	**GPIO1[15] —** General purpose digital input/output pin.
			-	n.c.
			-	n.c.
			I/O	**SPIFI_SIO2 —** I/O lane 2 for SPIFI.
P3_6[2]	B13	I; PU	I/O	**GPIO0[6] —** General purpose digital input/output pin.
			I/O	**SPI_MISO —** Master In Slave Out for SPI.
			I/O	**SSP0_SSEL —** Slave Select for SSP0.
			I/O	**SPIFI_MISO —** Input I1 in SPIFI quad mode; SPIFI output IO1.
P3_7[2]	C11	<tbd>	-	n.c.
			I/O	**SPI_MOSI —** Master Out Slave In for SPI.
			I/O	**SSP0_MISO —** Master In Slave Out for SSP0.
			I/O	**SPIFI_MOSI —** Input I0 in SPIFI quad mode; SPIFI output IO0.

Table 3. Pin description *…continued*

Symbol	LBGA256	Reset state	Type	Description
P3_8[2]	C10	<tbd>	-	n.c.
			I	**SPI_SSEL —** Slave Select for SPI. Note that this pin in an input pin only. The SPI in master mode cannot drive the CS input on the slave. Any GPIO pin can be used for SPI chip select in master mode.
			I/O	**SSP0_MOSI —** Master Out Slave in for SSP0.
			I/O	**SPIFI_CS —** SPIFI serial flash chip select.
P4_0[2]	D5	I; PU	I/O	**GPIO2[0] —** General purpose digital input/output pin.
			O	**MCOA0 —** Motor control PWM channel 0, output A.
			I	**NMI —** External interrupt input to NMI.
			-	n.c.
P4_1[2]	A1	I; PU	I/O	**GPIO2[1] —** General purpose digital input/output pin.
			O	**CTOUT_1 —** SCT output 1. Match output 1 of timer 0.
			O	**LCDVD0 —** LCD data.
			-	n.c.
P4_2[2]	D3	I; PU	I/O	**GPIO2[2] —** General purpose digital input/output pin.
			O	**CTOUT_0 —** SCT output 0. Match output 0 of timer 0.
			O	**LCDVD3 —** LCD data.
			-	n.c.
P4_3[2]	C2	I; PU	I/O	**GPIO2[3] —** General purpose digital input/output pin.
			O	**CTOUT_3 —** SCT output 0. Match output 3 of timer 0.
			O	**LCDVD2 —** LCD data.
			-	n.c.
P4_4[2]	B1	I; PU	I/O	**GPIO2[4] —** General purpose digital input/output pin.
			O	**CTOUT_2 —** SCT output 2. Match output 2 of timer 0.
			O	**LCDVD1 —** LCD data.
			-	n.c.
P4_5[2]	D2	I; PU	I/O	**GPIO2[5] —** General purpose digital input/output pin.
			O	**CTOUT_5 —** SCT output 5. Match output 1 of timer 1.
			O	**LCDFP —** Frame pulse (STN). Vertical synchronization pulse (TFT).
			-	n.c.
P4_6[2]	C1	I; PU	I/O	**GPIO2[6] —** General purpose digital input/output pin.
			O	**CTOUT_4 —** SCT output 4. Match output 0 of timer 1.
			O	**LCDAC —** <tbd>.
			-	n.c.
P4_7[2]	H4	<tbd>	O	**LCDDCLK —** LCD panel clock.
			-	n.c.
			-	n.c.
			-	n.c.

Table 3. Pin description *...continued*

Symbol	LBGA256	Reset state	Type	Description
P4_8[2]	E2	<tbd>	-	n.c.
			I	**CTIN_5 —** SCT input 5. Capture input 2 of timer 2.
			O	**LCDVD9 —** LCD data.
			-	n.c.
P4_9[2]	L2	<tbd>	-	n.c.
			I	**CTIN_6 —** SCT input 6. Capture input 1 of timer 3.
			O	**LCDVD11 —** LCD data.
			-	n.c.
P4_10[2]	M3	<tbd>	-	n.c.
			I	**CTIN_2 —** SCT input 2. Capture input 2 of timer 0.
			O	**LCDVD10 —** LCD data.
			-	n.c.
P5_0[2]	N3	I; PU	I/O	**GPIO2[9] —** General purpose digital input/output pin.
			O	**MCOB2 —** Motor control PWM channel 2, output B.
			I/O	**EXTBUS_D12 —** External memory data line 12.
			-	n.c.
P5_1[2]	P3	I; PU	I/O	**GPIO2[10] —** General purpose digital input/output pin.
			I	**MCI2 —** Motor control PWM channel 2, input.
			I/O	**EXTBUS_D13 —** External memory data line 13.
			-	n.c.
P5_2[2]	R4	I; PU	I/O	**GPIO2[11] —** General purpose digital input/output pin.
			I	**MCI1 —** Motor control PWM channel 1, input.
			I/O	**EXTBUS_D14 —** External memory data line 14.
			-	n.c.
P5_3[2]	T8	I; PU	I/O	**GPIO2[12] —** General purpose digital input/output pin.
			I	**MCI0 —** Motor control PWM channel 0, input.
			I/O	**EXTBUS_D15 —** External memory data line 15.
			-	n.c.
P5_4[2]	P9	I; PU	I/O	**GPIO2[13] —** General purpose digital input/output pin.
			O	**MCOB0 —** Motor control PWM channel 0, output B.
			I/O	**EXTBUS_D8 —** External memory data line 8.
			-	n.c.
P5_5[2]	P10	I; PU	I/O	**GPIO2[14] —** General purpose digital input/output pin.
			O	**MCOA1 —** Motor control PWM channel 1, output A.
			I/O	**EXTBUS_D9 —** External memory data line 9.
			-	n.c.

Table 3. Pin description *…continued*

Symbol	LBGA256	Reset state	Type	Description
P5_6[2]	T13	I; PU	I/O	**GPIO2[15] —** General purpose digital input/output pin.
			O	**MCOB1 —** Motor control PWM channel 1, output B.
			I/O	**EXTBUS_D10 —** External memory data line 10.
			-	n.c.
P5_7[2]	R12	I; PU	I/O	**GPIO2[7] —** General purpose digital input/output pin.
			O	**MCOA2 —** Motor control PWM channel 2, output A.
			I/O	**EXTBUS_D11 —** External memory data line 11.
			-	n.c.
P6_0	M12	<tbd>	I/O	**I2S_RX_SCK —** Receive Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the *I^2S-bus specification*.
			O	**I2S_RX_MCLK —** I2S receive master clock.
			-	n.c.
			-	n.c.
P6_1[2]	R15	I; PU	I/O	**GPIO3[0] —** General purpose digital input/output pin.
			O	**EXTBUS_DYCS1 —** SDRAM chip select 1.
			I/O	**U0_UCLK —** Serial clock input/output for USART0 in synchronous mode.
			I/O	**I2S_RX_WS —** Receive Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the *I^2S-bus specification*.
P6_2[2]	L13	I; PU	I/O	**GPIO3[1] —** General purpose digital input/output pin.
			O	**EXTBUS_CKEOUT1 —** SDRAM clock enable 1.
			I/O	**U0_DIR —** RS-485/EIA-485 output enable/direction control for USART0.
			I/O	**I2S_RX_SDA —** I^2S Receive data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the *I^2S-bus specification*.
P6_3[2]	P15	I; PU	I/O	**GPIO3[2] —** General purpose digital input/output pin.
			O	**USB0_PWR_EN —** VBUS drive signal (towards external charge pump or power management unit); indicates that Vbus must be driven (active high).
			-	n.c.
			O	**EXTBUS_CS1 —** LOW active Chip Select 1 signal.
P6_4[2]	R16	I; PU	I/O	**GPIO3[3] —** General purpose digital input/output pin.
			I	**CTIN_6 —** SCT input 6. Capture input 1 of timer 3.
			O	**U0_TXD —** Transmitter output for USART0.
			O	**EXTBUS_CAS —** LOW active SDRAM Column Address Strobe.
P6_5[2]	P16	I; PU	I/O	**GPIO3[4] —** General purpose digital input/output pin.
			O	**CTOUT_6 —** SCT output 6. Match output 2 of timer 1.
			I	**U0_RXD —** Receiver input for USART0.
			O	**EXTBUS_RAS —** LOW active SDRAM Row Address Strobe.
P6_6[2]	L14	I; PU	I/O	**GPIO0[5] —** General purpose digital input/output pin.
			O	**EXTBUS_BLS1 —** LOW active Byte Lane select signal 1.
			-	n.c.
			O	**USB0_PWR_FAULT —** <tbd>.

Table 3. Pin description *…continued*

Symbol	LBGA256	Reset state	Type	Description
P6_7[2]	J13	<tbd>	-	n.c.
			I/O	**EXTBUS_A15 —** External memory address line 15.
			-	n.c.
			O	**USB0_IND1 —** <tbd>.
P6_8[2]	H13	<tbd>	-	n.c.
			I/O	**EXTBUS_A14 —** External memory address line 14.
			-	n.c.
			O	**USB0_IND0 —** <tbd>.
P6_9[2]	J15	I; PU	I/O	**GPIO3[5] —** General purpose digital input/output pin.
			-	n.c.
			-	n.c.
			O	**EXTBUS_DYCS0 —** SDRAM chip select 0.
P6_10[2]	H15	I; PU	I/O	**GPIO3[6] —** General purpose digital input/output pin.
			O	**MCABORT —** Motor control PWM, LOW-active fast abort.
			-	n.c.
			O	**EXTBUS_DQMOUT1 —** Data mask 1 used with SDRAM and static devices.
P6_11[2]	H12	I; PU	I/O	**GPIO3[7] —** General purpose digital input/output pin.
			-	n.c.
			-	n.c.
			O	**EXTBUS_CKEOUT0 —** SDRAM clock enable 0.
P6_12[2]	G15	I; PU	I/O	**GPIO2[8] —** General purpose digital input/output pin.
			O	**CTOUT_7 —** SCT output 7. Match output 3 of timer 1.
			-	n.c.
			O	**EXTBUS_DQMOUT0 —** Data mask 0 used with SDRAM and static devices.
P7_0[2]	B16	I; PU	I/O	**GPIO3[8] —** General purpose digital input/output pin.
			O	**CTOUT_14 —** SCT output 14. Match output 2 of timer 3.
			-	n.c.
			O	**LCDLE —** Line end signal.
P7_1[2]	C14	I; PU	I/O	**GPIO3[9] —** General purpose digital input/output pin.
			O	**CTOUT_15 —** SCT output 15. Match output 3 of timer 3.
			I/O	**I2S_TX_WS —** Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the *I^{2}S-bus specification*.
			O	**LCDVD19 —** LCD data.
P7_2[2]	A16	I; PU	I/O	**GPIO3[10] —** General purpose digital input/output pin.
			I	**CTIN_4 —** SCT input 4. Capture input 2 of timer 1.
			I/O	**I2S_TX_SDA —** I^{2}S transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the *I^{2}S-bus specification*.
			O	**LCDVD18 —** LCD data.

Table 3. Pin description *...continued*

Symbol	LBGA256	Reset state	Type	Description
P7_3[2]	C13	I; PU	I/O	**GPIO3[11]** — General purpose digital input/output pin.
			I	**CTIN_3** — SCT input 3. Capture input 1 of timer 1.
			-	n.c.
			O	**LCDVD17** — LCD data.
P7_4[2]	C8	I; PU	I/O	**GPIO3[12]** — General purpose digital input/output pin.
			O	**CTOUT_13** — SCT output 13. Match output 1 of timer 3.
			-	n.c.
			O	**LCDVD16** — LCD data.
P7_5[2]	A7	I; PU	I/O	**GPIO3[13]** — General purpose digital input/output pin.
			O	**CTOUT_12** — SCT output 12. Match output 0 of timer 3.
			-	n.c.
			O	**LCDVD8** — LCD data.
P7_6[2]	C7	I; PU	I/O	**GPIO3[14]** — General purpose digital input/output pin.
			O	**CTOUT_11** — SCT output 1. Match output 3 of timer 2.
			-	n.c.
			O	**LCDLP** — Line synchronization pulse (STN). Horizontal synchronization pulse (TFT).
P7_7[2]	B6	I; PU	I/O	**GPIO3[15]** — General purpose digital input/output pin.
			O	**CTOUT_8** — SCT output 8. Match output 0 of timer 2.
			-	n.c.
			O	**LCDPWR** — LCD panel power enable.
P8_0[2]	E5	I; PU	I/O	**GPIO4[0]** — General purpose digital input/output pin.
			O	**USB0_PWR_FAULT** — <tbd>.
			-	n.c.
			I	**MCI2** — Motor control PWM channel 2, input.
P8_1[2]	H5	I; PU	I/O	**GPIO4[1]** — General purpose digital input/output pin.
			O	**USB0_IND1** — <tbd>.
			-	n.c.
			I	**MCI1** — Motor control PWM channel 1, input.
P8_2[2]	K4	I; PU	I/O	**GPIO4[2]** — General purpose digital input/output pin.
			O	**USB0_IND0** — <tbd>.
			-	n.c.
			I	**MCI0** — Motor control PWM channel 0, input.
P8_3[2]	J3	I; PU	I/O	**GPIO4[3]** — General purpose digital input/output pin.
			I/O	**USB1_ULPI_D2** — <tbd>.
			-	n.c.
			O	**LCDVD12** — LCD data.

Table 3. Pin description *...continued*

Symbol	LBGA256	Reset state	Type	Description
P8_4[2]	J2	I; PU	I/O	**GPIO4[4]** — General purpose digital input/output pin.
			I/O	**USB1_ULPI_D1** — <tbd>.
			-	n.c.
			O	**LCDVD7** — LCD data.
P8_5[2]	J1	I; PU	I/O	**GPIO4[5]** — General purpose digital input/output pin.
			I/O	**USB1_ULPI_D0** — <tbd>.
			-	n.c.
			O	**LCDVD6** — LCD data.
P8_6[2]	K3	I; PU	I/O	**GPIO4[6]** — General purpose digital input/output pin.
			I/O	**USB1_ULPI_NXT** — <tbd>.
			-	n.c.
			O	**LCDVD5** — LCD data.
P8_7[2]	K1	I; PU	I/O	**GPIO4[7]** — General purpose digital input/output pin.
			I/O	**USB1_ULPI_STP** — <tbd>.
			-	n.c.
			O	**LCDVD4** — LCD data.
P8_8[2]	L1	<tbd>	-	n.c.
			I/O	**USB1_ULPI_CLK** — <tbd>.
			-	n.c.
			-	n.c.
P9_0[2]	T1	I; PU	I/O	**GPIO4[12]** — General purpose digital input/output pin.
			O	$\overline{\textbf{MCABORT}}$ — Motor control PWM, LOW-active fast abort.
			-	n.c.
			-	n.c.
P9_1[2]	N6	I; PU	I/O	**GPIO4[13]** — General purpose digital input/output pin.
			O	**MCOA2** — Motor control PWM channel 2, output A.
			-	n.c.
			-	n.c.
P9_2[2]	N8	I; PU	I/O	**GPIO4[14]** — General purpose digital input/output pin.
			O	**MCOB2** — Motor control PWM channel 2, output B.
			-	n.c.
			-	n.c.
P9_3[2]	M6	I; PU	I/O	**GPIO4[15]** — General purpose digital input/output pin.
			O	**MCOA0** — Motor control PWM channel 0, output A.
			O	**USB1_IND1** — <tbd>.
			-	n.c.

Table 3. Pin description *…continued*

Symbol	LBGA256	Reset state	Type	Description
P9_4[2]	N10	<tbd>	-	n.c.
			O	**MCOB0 —** Motor control PWM channel 0, output B.
			O	**USB1_IND0 —** <tbd>.
			-	n.c.
P9_5[2]	M9	<tbd>	-	n.c.
			O	**MCOA1 —** Motor control PWM channel 1, output A.
			O	**USB1_VBUS_EN —** <tbd>.
			-	n.c.
P9_6[2]	L11	I; PU	I/O	**GPIO4[11] —** General purpose digital input/output pin.
			O	**MCOB1 —** Motor control PWM channel 1, output B.
			O	**USB1_PWR_FAULT —** <tbd>.
			-	n.c.
PA_0[2]	L12	<tbd>	-	n.c.
			O	**SPIFI_SCK —** Serial clock for SPIFI.
			-	n.c.
			-	n.c.
PA_1[2]	J14	I; PU	I/O	**GPIO4[8] —** General purpose digital input/output pin.
			I	**QEI_IDX —** Quadrature Encoder Interface INDEX input.
			-	n.c.
			-	n.c.
PA_2[2]	K15	I; PU	I/O	**GPIO4[9] —** General purpose digital input/output pin.
			I	**QEI_PHB —** Quadrature Encoder Interface PHB input.
			-	n.c.
			-	n.c.
PA_3[2]	H11	I; PU	I/O	**GPIO4[10] —** General purpose digital input/output pin.
			I	**QEI_PHA —** Quadrature Encoder Interface PHA input.
			-	n.c.
			I/O	**SPIFI_SIO3 —** I/O lane 3 for SPIFI.
PA_4[2]	G13	<tbd>	-	n.c.
			O	**CTOUT_9 —** SCT output 9. Match output 1 of timer 2.
			-	n.c.
			I/O	**EXTBUS_A23 —** External memory address line 23.
PB_0[2]	B15	<tbd>	-	n.c.
			O	**CTOUT_10 —** SCT output 10. Match output 2 of timer 2.
			O	**LCDVD23 —** LCD data.
			-	n.c.

Table 3. Pin description *...continued*

Symbol	LBGA256	Reset state	Type	Description
PB_1[2]	A14	<tbd>	-	n.c.
			I/O	**USB1_ULPI_DIR —** <tbd>.
			O	**LCDVD22 —** LCD data.
			-	n.c.
PB_2[2]	B12	<tbd>	-	n.c.
			I/O	**USB1_ULPI_D7 —** <tbd>.
			O	**LCDVD21 —** LCD data.
			-	n.c.
PB_3[2]	A13	<tbd>	-	n.c.
			I/O	**USB1_ULPI_D6 —** <tbd>.
			O	**LCDVD20 —** LCD data.
			-	n.c.
PB_4[2]	B11	<tbd>	-	n.c.
			I/O	**USB1_ULPI_D5 —** <tbd>.
			O	**LCDVD15 —** LCD data.
			-	n.c.
PB_5[2]	A12	<tbd>	-	n.c.
			I/O	**USB1_ULPI_D4 —** <tbd>.
			O	**LCDVD14 —** LCD data.
			-	n.c.
PB_6[2]	A6	<tbd>	-	n.c.
			I/O	**USB1_ULPI_D3 —** <tbd>.
			O	**LCDVD13 —** LCD data.
			-	n.c.
PC_0[2]	D4	<tbd>	I/O	**ENET_RX_CLK (ENET_REF_CLK) —** Ethernet Receive Clock (MII interface) or Ethernet Reference Clock (RMII interface).
			I/O	**USB1_ULPI_CLK —** <tbd>.
			-	n.c.
			I/O	**SDIO_CLK —** <tbd>.
PC_1[2]	E4	<tbd>	I/O	**USB1_ULPI_D7 —** <tbd>.
			O	**SDIO_VOLT0 —** <tbd>.
			I	**U1_RI —** Ring Indicator input for UART 1.
			O	**ENET_MDC —** Ethernet MIIM clock.
PC_2[2]	F6	<tbd>	I/O	**USB1_ULPI_D6 —** <tbd>.
			O	**SDIO_LED —** <tbd>.
			I	**U1_CTS —** Clear to Send input for UART 1.
			O	**ENET_TXD2 —** Ethernet transmit data 2 (MII interface).

Table 3. Pin description *…continued*

Symbol	LBGA256	Reset state	Type	Description
PC_3[2]	F5	<tbd>	I/O	**USB1_ULPI_D5 —** <tbd>.
			O	**SDIO_VOLT1 —** <tbd>.
			O	**U1_RTS —** Request to Send output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1.
			O	**ENET_TXD3 —** Ethernet transmit data 3 (MII interface).
PC_4[2]	F4	<tbd>	O	**SDIO_D0 —** <tbd>.
			I/O	**USB1_ULPI_D4 —** <tbd>.
			I/O	**SPIFI_CS —** SPIFI serial flash chip select.
			O	**ENET_TX_EN —** Ethernet transmit data enable (RMII/MII interface).
PC_5[2]	G4	<tbd>	O	**SDIO_D1 —** <tbd>.
			I/O	**USB1_ULPI_D3 —** <tbd>.
			I/O	**SPIFI_MISO —** Input I1 in SPIFI quad mode; SPIFI output IO1.
			O	**ENET_TX_ER —** Ethernet Transmit Error (MII interface).
PC_6[2]	H6	<tbd>	O	**SDIO_D2 —** <tbd>.
			I/O	**USB1_ULPI_D2 —** <tbd>.
			-	n.c.
			I	**ENET_RXD2 —** Ethernet receive data 2 (RMII/MII interface).
PC_7[2]	G5	<tbd>	O	**SDIO_D3 —** <tbd>.
			I/O	**USB1_ULPI_D1 —** <tbd>.
			-	n.c.
			I	**ENET_RXD3 —** Ethernet receive data 3 (RMII/MII interface).
PC8[2]	N4	<tbd>	O	**SDIO_CD —** <tbd>.
			I/O	**USB1_ULPI_D0 —** <tbd>.
			I/O	**SPIFI_SIO2 —** I/O lane 2 for SPIFI.
			I	**ENET_RX_DV —** Ethernet Receive Data Valid (MII interface).
PC9[2]	K2	<tbd>	O	**SDIO_POW —** <tbd>.
			I/O	**USB1_ULPI_NXT —** <tbd>.
			-	n.c.
			I	**ENET_RX_ER —** Ethernet receive error (RMII/MII interface).
PC10[2]	M5	<tbd>	O	**SDIO_CMD —** <tbd>.
			I/O	**USB1_ULPI_STP —** <tbd>.
			I	**U1_DSR —** Data Set Ready input for UART 1.
			-	n.c.
PC_11[2]	L5	<tbd>	O	**SDIO_D4 —** <tbd>.
			I/O	**USB1_ULPI_DIR —** <tbd>.
			I	**U1_DCD —** Data Carrier Detect input for UART 1.
			-	n.c.

Table 3. Pin description *...continued*

Symbol	LBGA256	Reset state	Type	Description
PC_12[2]	L6	<tbd>	O	**SDIO_D5** — <tbd>.
			-	n.c.
			O	**U1_DTR** — Data Terminal Ready output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1.
			-	n.c.
PC_13[2]	M1	<tbd>	O	**SDIO_D6** — <tbd>.
			-	n.c.
			O	**U1_TXD** — Transmitter output for UART 1.
			-	n.c.
PC_14[2]	N1	<tbd>	O	**SDIO_D7** — <tbd>.
			-	n.c.
			I	**U1_RXD** — Receiver input for UART 1.
			-	n.c.
PD_0[2]	N2	<tbd>	-	n.c.
			O	**CTOUT_15** — SCT output 15. Match output 3 of timer 3.
			O	**EXTBUS_DQMOUT2** — Data mask 2 used with SDRAM and static devices.
			-	n.c.
PD_1[2]	P1	<tbd>	-	n.c.
			-	n.c.
			O	**EXTBUS_CKEOUT2** — SDRAM clock enable 2.
			-	n.c.
PD_2[2]	R1	<tbd>	-	n.c.
			O	**CTOUT_7** — SCT output 7. Match output 3 of timer 1.
			I/O	**EXTBUS_D16** — External memory data line 16.
			-	n.c.
PD_3[2]	P4	<tbd>	-	n.c.
			O	**CTOUT_6** — SCT output 7. Match output 2 of timer 1.
			I/O	**EXTBUS_D17** — External memory data line 17.
			-	n.c.
PD_4[2]	T2	<tbd>	-	n.c.
			O	**CTOUT_8** — SCT output 8. Match output 0 of timer 2.
			I/O	**EXTBUS_D18** — External memory data line 18.
			-	n.c.
PD_5[2]	P6	<tbd>	-	n.c.
			O	**CTOUT_9** — SCT output 9. Match output 1 of timer 2.
			I/O	**EXTBUS_D19** — External memory data line 19.
			-	n.c.

Table 3. Pin description *…continued*

Symbol	LBGA256	Reset state	Type	Description
PD_6[2]	R6	<tbd>	-	n.c.
			O	**CTOUT_10 —** SCT output 10. Match output 2 of timer 2.
			I/O	**EXTBUS_D20 —** External memory data line 20.
			-	n.c.
PD_7[2]	T6	<tbd>	-	n.c.
			I	**CTIN_5 —** SCT input 5. Capture input 2 of timer 2.
			I/O	**EXTBUS_D21 —** External memory data line 21.
			-	n.c.
PD_8[2]	P8	<tbd>	-	n.c.
			I	**CTIN_6 —** SCT input 6. Capture input 1 of timer 3.
			I/O	**EXTBUS_D22 —** External memory data line 22.
			-	n.c.
PD_9[2]	T11	<tbd>	-	n.c.
			O	**CTOUT_13 —** SCT output 13. Match output 1 of timer 3.
			I/O	**EXTBUS_D23 —** External memory data line 23.
			-	n.c.
PD_10[2]	P11	<tbd>	-	n.c.
			I	**CTIN_1 —** SCT input 1. Capture input 1 of timer 0. Capture input 1 of timer 2.
			O	**EXTBUS_BLS3 —** LOW active Byte Lane select signal 3.
			-	n.c.
PD_11[2]	N9	<tbd>	-	n.c.
			-	n.c.
			O	**EXTBUS_CS3 —** LOW active Chip Select 3 signal.
			-	n.c.
PD_12[2]	N11	<tbd>	-	n.c.
			-	n.c.
			O	**EXTBUS_CS2 —** LOW active Chip Select 2 signal.
			-	n.c.
PD_13[2]	T14	<tbd>	-	n.c.
			I	**CTIN_0 —** SCT input 0. Capture input 0 of timer 0, 1, 2, 3.
			O	**EXTBUS_BLS2 —** LOW active Byte Lane select signal 2.
			-	n.c.
PD_14[2]	R13	<tbd>	-	n.c.
			-	n.c.
			O	**EXTBUS_DYCS2 —** SDRAM chip select 2.
			-	n.c.

Table 3. Pin description *...continued*

Symbol	LBGA256	Reset state	Type	Description
PD_15[2]	T15	<tbd>	-	n.c.
			-	n.c.
			I/O	**EXTBUS_A17 —** External memory address line 17.
			-	n.c.
PD_16[2]	R14	<tbd>	-	n.c.
			-	n.c.
			I/O	**EXTBUS_A16 —** External memory address line 16.
			-	n.c.
PE_0[2]	P14	<tbd>	-	n.c.
			-	n.c.
			-	n.c.
			I/O	**EXTBUS_A18 —** External memory address line 18.
PE_1[2]	N14	<tbd>	-	n.c.
			-	n.c.
			-	n.c.
			I/O	**EXTBUS_A19 —** External memory address line 19.
PE_2[2]	M14	<tbd>	I	**ADCTRIG0 —** ADC trigger input.
			I	**CAN1_RD —** CAN1 receiver input.
			I/O	**SPIFI_MOSI —** Input I0 in SPIFI quad mode; SPIFI output IO0.
			I/O	**EXTBUS_A20 —** External memory address line 20.
PE_3[2]	K12	<tbd>	-	n.c.
			O	**CAN1_TD —** CAN1 transmitter output.
			I	**ADCTRIG1 —** <tbd>.
			I/O	**EXTBUS_A21 —** External memory address line 21.
PE_4[2]	K13	<tbd>	-	n.c.
			I	**NMI —** External interrupt input to NMI.
			-	n.c.
			I/O	**EXTBUS_A22 —** External memory address line 22.
PE_5[2]	N16	<tbd>	-	n.c.
			O	**CTOUT_3 —** SCT output 3. Match output 3 of timer 0.
			O	**U1_RTS —** Request to Send output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1.
			I/O	**EXTBUS_D24 —** External memory data line 24.
PE_6[2]	M16	<tbd>	-	n.c.
			O	**CTOUT_2 —** SCT output 2. Match output 2 of timer 0.
			I	**U1_RI —** Ring Indicator input for UART 1.
			I/O	**EXTBUS_D25 —** External memory data line 25.

Table 3. Pin description *…continued*

Symbol	LBGA256	Reset state	Type	Description
PE_7[2]	F15	<tbd>	-	n.c.
			O	**CTOUT_5 —** SCT output 5. Match output 1 of timer 1.
			I	**U1_CTS —** Clear to Send input for UART1.
			I/O	**EXTBUS_D26 —** External memory data line 26.
PE_8[2]	F14	<tbd>	-	n.c.
			O	**CTOUT_4 —** SCT output 4. Match output 0 of timer 0.
			I	**U1_DSR —** Data Set Ready input for UART 1.
			I/O	**EXTBUS_D27 —** External memory data line 27.
PE_9[2]	E16	<tbd>	-	n.c.
			I	**CTIN_4 —** SCT input 4. Capture input 2 of timer 1.
			I	**U1_DCD —** Data Carrier Detect input for UART 1.
			I/O	**EXTBUS_D28 —** External memory data line 28.
PE_10[2]	E14	<tbd>	-	n.c.
			I	**CTIN_3 —** SCT input 3. Capture input 1 of timer 1.
			O	**U1_DTR —** Data Terminal Ready output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1.
			I/O	**EXTBUS_D29 —** External memory data line 29.
PE_11[2]	D16	<tbd>	-	n.c.
			O	**CTOUT_12 —** SCT output 12. Match output 0 of timer 3.
			O	**U1_TXD —** Transmitter output for UART 1.
			I/O	**EXTBUS_D30 —** External memory data line 30.
PE_12[2]	D15	<tbd>	-	n.c.
			O	**CTOUT_11 —** SCT output 11. Match output 3 of timer 2.
			I	**U1_RXD —** Receiver input for UART 1.
			I/O	**EXTBUS_D31 —** External memory data line 31.
PE_13[2]	G14	<tbd>	-	n.c.
			O	**CTOUT_14 —** SCT output 14. Match output 2 of timer 3.
			I/O	**I2C1_SDA —** I^{2}C1 data input/output (this pin does not use a specialized I^{2}C pad).
			O	**EXTBUS_DQMOUT3 —** Data mask 3 used with SDRAM and static devices.
PE_14[2]	C15	<tbd>	-	n.c.
			-	n.c.
			-	n.c.
			O	**EXTBUS_DYCS3 —** SDRAM chip select 3.
PE_15[2]	E13	<tbd>	-	n.c.
			O	**CTOUT_0 —** SCT output 0. Match output 0 of timer 0.
			I/O	**I2C1_SCL —** I^{2}C1 clock input/output (this pin does not use a specialized I^{2}C pad).
			O	**EXTBUS_CKEOUT3 —** SDRAM clock enable 3.

Table 3. Pin description *...continued*

Symbol	LBGA256	Reset state	Type	Description
PF_0[2]	D12	<tbd>	I/O	**SSP0_SCK —** Serial clock for SSP0.
			-	n.c.
			-	n.c.
			-	n.c.
PF_1[2]	E11	<tbd>	-	n.c.
			-	n.c.
			I/O	**SSP0_SSEL —** Slave Select for SSP0.
			-	n.c.
PF_2[2]	D11	<tbd>	I/O	**SSP0_MISO —** Master In Slave Out for SSP0.
			-	n.c.
			O	**U3_TXD —** Transmitter output for USART3.
			-	n.c.
PF_3[2]	E10	<tbd>	-	n.c.
			I	**U3_RXD —** Receiver input for USART3.
			I/O	**SSP0_MOSI —** Master Out Slave in for SSP0.
			-	n.c.
PF_4[2]	D10	<tbd>	I/O	**SSP1_SCK —** Serial clock for SSP1.
			-	n.c.
			O	**TRACECLK —** Trace clock.
			-	n.c.
PF_5[2]	E9	<tbd>	-	n.c.
			I/O	**U3_UCLK —** Serial clock input/output for USART3 in synchronous mode.
			I/O	**SSP1_SSEL —** Slave Select for SSP1.
			O	**TRACEDATA[0] —** Trace data, bit 0.
PF_6[2]	E7	<tbd>	-	n.c.
			I/O	**U3_DIR —** RS-485/EIA-485 output enable/direction control for USART3.
			I/O	**SSP1_MISO —** Master In Slave Out for SSP1.
			O	**TRACEDATA[1] —** Trace data, bit 1.
PF_7[2]	B7	<tbd>	-	n.c.
			I/O	**BAUD3 —** <tbd>.
			I/O	**SSP1_MOSI —** Master Out Slave in for SSP1.
			O	**TRACEDATA[2] —** Trace data, bit 2.
PF_8[2]	E6	<tbd>	-	n.c.
			I/O	**U0_UCLK —** Serial clock input/output for USART0 in synchronous mode.
			I	**CTIN_2 —** SCT input 2. Capture input 2 of timer 0.
			O	**TRACEDATA[3] —** Trace data, bit 3.

Table 3. Pin description *…continued*

Symbol	LBGA256	Reset state	Type	Description
PF_9[2]	D6	<tbd>	-	n.c.
			I/O	**U0_DIR —** RS-485/EIA-485 output enable/direction control for USART0.
			O	**CTOUT_1 —** SCT output 1. Match output 1 of timer 0.
			-	n.c.
PF_10[2]	A3	<tbd>	-	n.c.
			O	**U0_TXD —** Transmitter output for USART0.
			O	**SDIO_WP —** <tbd>.
			-	n.c.
PF_11[2]	A2	<tbd>	-	n.c.
			I	**U0_RXD —** Receiver input for USART0.
			O	**SDIO_VOLT2 —** <tbd>.
			-	n.c.
Clock pins				
CLK0[4]	N5	<tbd>	O	**EXTBUS_CLK0 —** SDRAM clock 0.
			O	**CLKOUT —** Clock output pin.
			-	n.c.
			-	n.c.
CLK1[2]	T10	<tbd>	O	**EXTBUS_CLK1 —** SDRAM clock 1.
			O	**CLKOUT —** Clock output pin.
			-	n.c.
			-	n.c.
CLK2[2]	D14	<tbd>	O	**EXTBUS_CLK3 —** SDRAM clock 3.
			O	**CLKOUT —** Clock output pin.
			-	n.c.
			-	n.c.
CLK3[2]	P12	<tbd>	O	**EXTBUS_CLK2 —** SDRAM clock 1.
			O	**CLKOUT —** Clock output pin.
			-	n.c.
			-	n.c.
Debug pins				**-**
DBGEN[2]	L4	<tbd>	I	JTAG interface control signal. Also used for boundary scan.
TCK[2]	J5	<tbd>	I	Test Clock for JTAG interface.
$\overline{\text{TRST}}$[2]	M4	<tbd>	I	Test Reset for JTAG interface.
TMS[2]	K6	<tbd>	I	Test Mode Select for JTAG interface.
TDO[2]	K5	<tbd>	O	Test Data Out for JTAG interface.
TDI[2]	J4	<tbd>	I	Test Data In for JTAG interface.
I^{2}C-bus pins				
I2C0_SCL[8]	L15	<tbd>	I/O	I^{2}C clock input/output. Open-drain output (for I^{2}C-bus compliance).
I2C0_SDA[8]	L16	<tbd>	I/O	I^{2}C data input/output. Open-drain output (for I^{2}C-bus compliance).

Table 3. Pin description *…continued*

Symbol	LBGA256	Reset state	Type	Description
USB0 pins				
USB0_DP[5]	F2	<tbd>	I/O	USB0 bidirectional D+ line.
USB0_DM[5]	G2	<tbd>	I/O	USB0 bidirectional D– line.
USB0_VBUS[5]	F1	<tbd>	I/O	VBUS pin (power on USB cable).
USB0_ID[6]	H2	<tbd>	I	Indicates to the transceiver whether connected a A-device (ID LOW) or B-device (ID HIGH).
USB0_RREF[6]	H1	<tbd>		12.0 kΩ (accuracy 1%) on-board resistor to ground for current reference.
USB0_VDDA3V3_DRIVER	F3	<tbd>		Separate analog 3.3 V power supply for driver.
USB0_VDDA3V3	G3	<tbd>		USB 3.3 V separate power supply voltage
USB0_VSSA_TERM	H3	<tbd>		Dedicated analog ground for clean reference for termination resistors.
USB0_VSSA_REF	G1	<tbd>		Dedicated clean analog ground for generation of reference currents and voltages.
USB1 pins				
USB1_DP[7]	F12	<tbd>	I/O	USB1 bidirectional D+ line.
USB1_DM[7]	G12	<tbd>	I/O	USB1 bidirectional D– line.
Reset and wake-up pins				
$\overline{\text{RESET}}$[9]	D9	<tbd>	I	External reset input: A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0.
WAKEUP0[9]	A9	<tbd>	I	
WAKEUP1	A10	<tbd>		
WAKEUP2	C9	<tbd>		
WAKEUP3	D8	<tbd>		
ADC pins				
ADC0[6]	E3	<tbd>		ADC0/1 input channel 0. Shared between ADC0, ADC1, and DAC.
ADC1[6]	C3	<tbd>		ADC0/1 input channel 1.
ADC2[6]	A4	<tbd>		ADC0/1 input channel 2.
ADC3[6]	B5	<tbd>		ADC0/1 input channel 3.
ADC4[6]	C6	<tbd>		ADC0/1 input channel 4.
ADC5[6]	B3	<tbd>		ADC0/1 input channel 5.
ADC6[6]	A5	<tbd>		ADC0/1 input channel 6.
ADC7[6]	C5	<tbd>		ADC0/1 input channel 7.
VDDA	B4	-		Analog power supply.
VSSA	B2	-		Ground
RTC				
RTC_ALARM	A11	-		RTC controlled output.
RTC_SAMPLE	B9	-		Sampling strobe output.
VBAT	B10	-		RTC power supply: 3.3 V on this pin supplies power to the RTC.
RTCX1	A8	-		Input to the RTC 32 kHz ultra-low power oscillator circuit.

Table 3. Pin description *...continued*

Symbol	LBGA256	Reset state	Type	Description
RTCX2	B8	-		Output from the RTC 32 kHz ultra-low power oscillator circuit.
Crystal oscillator pins				
XTAL1[6]	D1	-	I	Input to the oscillator circuit and internal clock generator circuits.
XTAL2[6]	E1	-	O	Output from the oscillator amplifier.
Power and ground pins				
VDDREG	F10; F9; L8; L7;			Main regulator power supply
VPP	E8			OTP programming voltage
VDDIO	F7; J7; N7; L10; E12; N13; L9; H10; G10; D7; J6; F8; K7			I/O power supply
VSS	H7; K8; G9; J11; J10			Ground
VSSIO	G6; J8; J9; K9; K10; P7; M13; P13; D13; G8; H8; G7; C4; H9			Ground

[1] I = input, O = output, IA = inactive; PU = pull-up enabled; F = floating

[2] bspts3chp

[3] bspt3mchpt5v

[4] bspts1chp

[5] apiot5v

[6] apio3v3

[7] usb11f4t5v

[8] iic3m4scl/scdat5v

[9] ipchpt5v

[10] ots3mt5v

7. Functional description

7.1 Architectural overview

The ARM Cortex-M3 includes three AHB-Lite buses: the system bus, the I-code bus, and the D-code bus. The I-code and D-code core buses are faster than the system bus and are used similarly to Tightly Coupled Memory (TCM) interfaces: one bus dedicated for instruction fetch (I-code) and one bus for data access (D-code). The use of two core buses allows for simultaneous operations if concurrent operations target different devices.

The LPC1850/30/20/10 use a multi-layer AHB matrix to connect the ARM Cortex-M3 buses and other bus masters to peripherals in a flexible manner that optimizes performance by allowing peripherals that are on different slaves ports of the matrix to be accessed simultaneously by different bus masters.

7.2 ARM Cortex-M3 processor

The ARM Cortex-M3 is a general purpose, 32-bit microprocessor, which offers high performance and very low power consumption. The ARM Cortex-M3 offers many new features, including a Thumb-2 instruction set, low interrupt latency, hardware divide, interruptable/continuable multiple load and store instructions, automatic state save and restore for interrupts, tightly integrated interrupt controller with wake-up interrupt controller, and multiple core buses capable of simultaneous accesses.

Pipeline techniques are employed so that all parts of the processing and memory systems can operate continuously. Typically, while one instruction is being executed, its successor is being decoded, and a third instruction is being fetched from memory.

The ARM Cortex-M3 processor is described in detail in the Cortex-M3 Technical Reference Manual that can be found on official ARM website.

7.3 AHB multilayer matrix



Fig 3. AHB multilayer matrix master and slave connections

7.4 Nested Vectored Interrupt Controller (NVIC)

The NVIC is an integral part of the Cortex-M3. The tight coupling to the CPU allows for low interrupt latency and efficient processing of late arriving interrupts.

7.4.1 Features

- Controls system exceptions and peripheral interrupts.
- In the LPC1850/30/20/10, the NVIC supports <tbd> vectored interrupts.
- 32 programmable interrupt priority levels, with hardware priority level masking.
- Relocatable vector table.
- Non-Maskable Interrupt (NMI).
- Software interrupt generation.

7.4.2 Interrupt sources

Each peripheral device has one interrupt line connected to the NVIC but may have several interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

7.5 System Tick timer (SysTick)

The ARM Cortex-M3 includes a system tick timer (SYSTICK) that is intended to generate a dedicated SYSTICK exception at a 10 ms interval.

7.6 On-chip static RAM

The LPC1850/30/20/10 support up to 200 kB SRAM with separate bus master access for higher throughput and individual power control for low power operation.

7.7 Memory mapping



Fig 4. LPC1850/30/20/10 Memory mapping (overview)



Fig 5. LPC1850/30/20/10 Memory mapping (peripherals)

7.8 Security features

7.8.1 AES decryption engine

The hardware AES engine can decrypt data using the AES algorithm.

7.8.1.1 Features

- Decryption of external flash data connected to the quad SPI Flash Interface (SPIFI).
- Secure storage of decryption keys.
- Support for CMAC hash calculation to authenticate encrypted data.
- Data is processed in little endian mode. This means that the first byte read from flash is integrated into

  the AES codeword as least significant byte. The 16th byte read from flash is the most significant byte

  of the first AES codeword.
- AES engine performance of 1 byte/clock cycle.

7.8.2 One-Time Programmable (OTP) memory

The OTP provides two 128-bit non-volatile memories to store AES decryption keys or other custom data.

7.9 General Purpose I/O (GPIO)

The LPC1850/30/20/10 provides 5 GPIO ports with 16 GPIO pins each.

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back as well as the current state of the port pins.

All GPIO pins default to inputs with pull-up resistors enabled on reset.

7.9.1 Features

- Accelerated GPIO functions:
  - GPIO registers are located on the AHB so that the fastest possible I/O timing can be achieved.
  - Mask registers allow treating sets of port bits as a group, leaving other bits unchanged.
  - All GPIO registers are byte and half-word addressable.
  - Entire port value can be written in one instruction.
- Bit-level set and clear registers allow a single instruction set or clear of any number of bits in one port.
- Direction control of individual bits.
- All I/O default to inputs after reset.

7.10 AHB peripherals

7.10.1 State Configuration Timer (SCT) subsystem

The SCT allows a wide variety of timing, counting, output modulation, and input capture operations. The inputs and outputs of the SCT are shared with the capture and match inputs/outputs of the 32-bit general purpose counter/timers.

The SCT can be configured as two 16-bit counters or a unified 32-bit counter. In the two-counter case, in addition to the counter value the following operational elements are independent for each half:

- State variable
- Limit, halt, stop, and start conditions
- Values of Match/Capture registers, plus reload or capture control values

In the two-counter case, the following operational elements are global to the SCT, but the last three can use match conditions from either counter:

- Clock selection
- Inputs
- Events
- Outputs
- Interrupts

7.10.1.1 Features

- Two 16-bit counters or one 32-bit counter.
- Counter(s) clocked by bus clock or selected input.
- Up counter(s) or up-down counter(s).
- State variable allows sequencing across multiple counter cycles.
- Event combines input or output condition and/or counter match in a specified state.
- Events control outputs and interrupts.
- Selected event(s) can limit, halt, start, or stop a counter.
- Supports:
  - 6 inputs
  - 6 outputs
  - 8 match/capture registers
  - 12 events
  - 10 states

7.10.2 General Purpose DMA (GPDMA)

The DMA controller allows peripheral-to memory, memory-to-peripheral, peripheral-to-peripheral, and memory-to-memory transactions. Each DMA stream provides unidirectional serial DMA transfers for a single source and destination. For

example, a bi-directional port requires one stream for transmit and one for receives. The source and destination areas can each be either a memory region or a peripheral for master 1, but only memory for master 0.

7.10.2.1 Features

- Eight DMA channels. Each channel can support an unidirectional transfer.
- 16 DMA request lines.
- Single DMA and burst DMA request signals. Each peripheral connected to the DMA Controller can assert either a burst DMA request or a single DMA request. The DMA burst size is set by programming the DMA Controller.
- Memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral transfers are supported.
- Scatter or gather DMA is supported through the use of linked lists. This means that the source and destination areas do not have to occupy contiguous areas of memory.
- Hardware DMA channel priority.
- AHB slave DMA programming interface. The DMA Controller is programmed by writing to the DMA control registers over the AHB slave interface.
- Two AHB bus masters for transferring data. These interfaces transfer data when a DMA request goes active. Master 1 can access memories and peripherals, master 0 can access memories only.
- 32-bit AHB master bus width.
- Incrementing or non-incrementing addressing for source and destination.
- Programmable DMA burst size. The DMA burst size can be programmed to more efficiently transfer data.
- Internal four-word FIFO per channel.
- Supports 8, 16, and 32-bit wide transactions.
- Big-endian and little-endian support. The DMA Controller defaults to little-endian mode on reset.
- An interrupt to the processor can be generated on a DMA completion or when a DMA error has occurred.
- Raw interrupt status. The DMA error and DMA count raw interrupt status can be read prior to masking.

7.10.3 SPI Flash Interface (SPIFI)

The SPI Flash Interface (allows low-cost serial flash memories to be connected to the ARM Cortex-M3 processor with little performance penalty compared to parallel flash devices with higher pin count.

After a few commands configure the interface at startup, the entire flash content is accessible as normal memory using byte, halfword, and word accesses by the processor and/or DMA channels. Erasure and programming are handled by simple sequences of commands.

Many serial flash devices use a half-duplex command-driven SPI protocol for device setup and initialization and then move to a half-duplex, command-driven 4-bit protocol for normal operation. Different serial flash vendors and devices accept or require different

commands and command formats. SPIFI provides sufficient flexibility to be compatible with common flash devices and includes extensions to help insure compatibility with future devices.

7.10.3.1 Features

- Interfaces to serial flash memory in the main memory map.
- Supports classic and 4-bit bidirectional serial protocols.
- Half-duplex protocol compatible with various vendors and devices.
- Data rates of up to 320 Mbit/s or 10 Mwords/s.
- Supports DMA access.

7.10.4 SD2.0/SDIO2.0/MMC4.3/CE-ATA card interface

7.10.4.1 Features

- Card specifications:
  - Meets SD Host Controller Standard Specification Version 2.0.
  - Meets SDIO card specification version 2.0.
  - Meets SD Memory Card Specification Draft version 2.0.
  - Meets SD Memory Card Security Specification version 1.01.
  - Meets MMC Specification version 3.31, 4.2, and 4.3.
  - Meets CE-ATA Digital Protocol revision 1.1.
- Supports both DMA and Non-DMA mode of operation.
- Supports CE-ATA Digital Protocol commands (CMD60 / CMD61).
- Supports MMC Plus and MMC Mobile.
- Card Detection (Insertion/Removal).
- Password protection of cards.
- Host clock rate variable between 0 MHz and 52 MHz.
- Supports 1-bit, 4-bit, and 8-bit SD modes and SPI mode.
- Supports Multi Media Card Interrupt mode.
- Allows card to interrupt host in 1-bit, 4-bit, 8-bit SD modes and SPI mode.
- Up to 100 Mbits per second data rate using 4 parallel data lines (SD 4-bit mode).
- Up to 416 Mbits per second data rate using 8-bit parallel data lines (SD 8-bit mode).
- Cyclic Redundancy Check CRC7 for command and CRC16 for data integrity.
- Designed to work with I/O cards, Read-only cards and Read/Write cards.
- Error Correction Code (ECC) support for MMC4.3 cards.
- Supports Read wait Control, Suspend/Resume operation.
- Supports FIFO Overrun and Underrun condition by stopping SD clock.
- Conforms to AMBA specification AHB (2.0).

7.10.5 External Memory Controller (EMC)

The LPC1850/30/20/10 EMC is a Memory Controller peripheral offering support for asynchronous static memory devices such as RAM, ROM, and flash. In addition, it can be used as an interface with off-chip memory-mapped devices and peripherals.

7.10.5.1 Features

- Dynamic memory interface support including single data rate SDRAM.
- Asynchronous static memory device support including RAM, ROM, and flash, with or without asynchronous page mode.
- Low transaction latency.
- Read and write buffers to reduce latency and to improve performance.
- 8/16/32 data and 24 address lines wide static memory support.
- 16 bit and 32 bit wide chip select SDRAM memory support.
- Static memory features include:
  - Asynchronous page mode read
  - Programmable Wait States
  - Bus turnaround delay
  - Output enable and write enable delays
  - Extended wait
- Four chip selects for synchronous memory and four chip selects for static memory devices.
- Power-saving modes dynamically control CKE and CLKOUT to SDRAMs.
- Dynamic memory self-refresh mode controlled by software.
- Controller supports 2048 (A0 to A10), 4096 (A0 to A11), and 8192 (A0 to A12) row address synchronous memory parts. That is typical 512 MB, 256 MB, and 128 MB parts, with 4, 8, 16, or 32 data bits per device.
- Separate reset domains allow the for auto-refresh through a chip reset if desired.

Note: Synchronous static memory devices (synchronous burst mode) are not supported.

7.10.6 High-speed USB Host/Device/OTG interface (USB0)

The USB OTG module allows the LPC1850/30/20/10 to connect directly to a USB host such as a PC (in device mode) or to a USB device in host mode.

7.10.6.1 Features

- Complies with *Universal Serial Bus specification 2.0*.
- Complies with *USB On-The-Go supplement*.
- Complies with *Enhanced Host Controller Interface Specification*.
- Supports auto USB 2.0 mode discovery.
- Supports all high-speed USB-compliant peripherals.
- Supports all full-speed USB-compliant peripherals.
- Supports software Host Negotiation Protocol (HNP) and Session Request Protocol (SRP) for OTG peripherals.

- Contains UTMI+ compliant transceiver (PHY).
- Supports interrupts.
- This module has its own, integrated DMA engine.

7.10.7 High-speed USB Host/Device interface with ULPI (USB1)

The USB1 interface can operate as a full-speed USB host/device interface or can connect to an external ULPI PHY for High-speed operation.

7.10.7.1 Features

- Complies with *Universal Serial Bus specification 2.0*.
- Complies with *Enhanced Host Controller Interface Specification*.
- Supports auto USB 2.0 mode discovery.
- Supports all high-speed USB-compliant peripherals if connected to external ULPI PHY.
- Supports all full-speed USB-compliant peripherals.
- Contains UTMI+ compliant transceiver (PHY).
- Supports interrupts.
- This module has its own, integrated DMA engine.

7.10.8 LCD controller

The LCD controller provides all of the necessary control signals to interface directly to a variety of color and monochrome LCD panels. Both STN (single and dual panel) and TFT panels can be operated. The display resolution is selectable and can be up to 1024 × 768 pixels. Several color modes are provided, up to a 24-bit true-color non-palettized mode. An on-chip 512-byte color palette allows reducing bus utilization (i.e. memory size of the displayed data) while still supporting a large number of colors.

The LCD interface includes its own DMA controller to allow it to operate independently of the CPU and other system functions. A built-in FIFO acts as a buffer for display data, providing flexibility for system timing. Hardware cursor support can further reduce the amount of CPU time needed to operate the display.

7.10.8.1 Features

- AHB master interface to access frame buffer.
- Setup and control via a separate AHB slave interface.
- Dual 16-deep programmable 64-bit wide FIFOs for buffering incoming display data.
- Supports single and dual-panel monochrome Super Twisted Nematic (STN) displays with 4-bit or 8-bit interfaces.
- Supports single and dual-panel color STN displays.
- Supports Thin Film Transistor (TFT) color displays.
- Programmable display resolution including, but not limited to: 320 × 200, 320 × 240, 640 × 200, 640 × 240, 640 × 480, 800 × 600, and 1024 × 768.
- Hardware cursor support for single-panel displays.
- 15 gray-level monochrome, 3375 color STN, and 32 K color palettized TFT support.

- 1, 2, or 4 bits-per-pixel (bpp) palettized displays for monochrome STN.
- 1, 2, 4, or 8 bpp palettized color displays for color STN and TFT.
- 16 bpp true-color non-palettized for color STN and TFT.
- 24 bpp true-color non-palettized for color TFT.
- Programmable timing for different display panels.
- 256 entry, 16-bit palette RAM, arranged as a 128 × 32-bit RAM.
- Frame, line, and pixel clock signals.
- AC bias signal for STN, data enable signal for TFT panels.
- Supports little and big-endian, and Windows CE data formats.
- LCD panel clock may be generated from the peripheral clock, or from a clock input pin.

7.10.9 Ethernet

7.10.9.1 Features

- 10/100 Mbit/s
- TCP/IP hardware checksum
- IP checksum
- DMA support
- IEEE 1588 time stamping block
- IEEE 1588 advanced time stamp support (IEEE 1588-2008 v2)
- Power management remote wake-up frame and magic packet detection
- Supports both full-duplex and half-duplex operation
  - Supports CSMA/CD Protocol for half-duplex operation.
  - Supports IEEE 802.3x flow control for full-duplex operation.
  - Optional forwarding of received pause control frames to the user application in full-duplex operation.
  - Back-pressure support for half-duplex operation.
  - Automatic transmission of zero-quanta pause frame on deassertion of flow control input in full-duplex operation.

7.11 Digital serial peripherals

7.11.1 UART1

The LPC1850/30/20/10 contain one UART with standard transmit and receive data lines, UART1 also provides a full modem control handshake interface and support for RS-485/9-bit mode allowing both software address detection and automatic address detection using 9-bit mode.

UART1 includes a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

7.11.1.1 Features

- Maximum UART data bit rate of <tbd> MBit/s.
- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Equipped with standard modem interface signals. This module also provides full support for hardware flow control (auto-CTS/RTS).
- Support for RS-485/9-bit/EIA-485 mode (UART1).
- DMA support.

7.11.2 USART0/2/3

The LPC1850/30/20/10 contain three USARTs. In addition to standard transmit and receive data lines, the USARTs support a synchronous mode.

The USARTs include a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

7.11.2.1 Features

- Maximum UART data bit rate of <tbd> MBit/s.
- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Support for RS-485/9-bit/EIA-485 mode.
- USART3 includes an IrDA mode to support infrared communication.
- All USARTs have DMA support.
- Support for synchronous mode.
- Smart card mode conforming to ISO7816 specification

7.11.3 SPI serial I/O controller

The LPC18xx contain one SPI controller. SPI is a full duplex serial interface designed to handle multiple masters and slaves connected to a given bus. Only a single master and a single slave can communicate on the interface during a given data transfer. During a data transfer the master always sends 8 bits to 16 bits of data to the slave, and the slave always sends 8 bits to 16 bits of data to the master.

7.11.3.1 Features

- Maximum SPI data bit rate of 12.5 Mbit/s
- Compliant with SPI specification
- Synchronous, serial, full duplex communication
- Combined SPI master and slave
- Maximum data bit rate of one eighth of the input clock rate
- 8 bits to 16 bits per transfer

7.11.4 SSP0/1 serial I/O controllers

The LPC1850/30/20/10 contain two SSP controllers. The SSP controller is capable of operation on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full duplex transfers, with frames of 4 bits to 16 bits of data flowing from the master to the slave and from the slave to the master. In practice, often only one of these data flows carries meaningful data.

7.11.4.1 Features

- Maximum SSP speed of <tbd> Mbit/s (master) or <tbd> Mbit/s (slave)
- Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National Semiconductor Microwire buses
- Synchronous serial communication
- Master or slave operation
- 8-frame FIFOs for both transmit and receive
- 4-bit to 16-bit frame
- DMA transfers supported by GPDMA

7.11.5 I^{2}C0/1-bus interfaces

The LPC1850/30/20/10 each contain two I^{2}C-bus controllers.

The I^{2}C-bus is bidirectional for inter-IC control using only two wires: a Serial Clock line (SCL) and a Serial Data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I^{2}C is a multi-master bus and can be controlled by more than one bus master connected to it.

7.11.5.1 Features

- I^{2}C0 is a standard I^{2}C compliant bus interface with open-drain pins. I^{2}C0 also supports Fast mode plus with bit rates up to 1 Mbit/s.
- I^{2}C1 uses standard I/O pins with bit rates of up to 400 kbit/s (Fast I^{2}C-bus).
- Easy to configure as master, slave, or master/slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.

- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I^{2}C-bus can be used for test and diagnostic purposes.
- All I^{2}C-bus controllers support multiple address recognition and a bus monitor mode.

7.11.6 I^{2}S interface

The I^{2}S-bus provides a standard communication interface for digital audio applications.

The *I^{2}S-bus specification* defines a 3-wire serial bus using one data line, one clock line, and one word select signal. The basic I^{2}S-bus connection has one master, which is always the master, and one slave. The I^{2}S-bus interface provides a separate transmit and receive channel, each of which can operate as either a master or a slave.

7.11.6.1 Features

- The interface has separate input/output channels each of which can operate in master or slave mode.
- Capable of handling 8-bit, 16-bit, and 32-bit word sizes.
- Mono and stereo audio data supported.
- The sampling frequency can range from 16 kHz to 96 kHz (16, 22.05, 32, 44.1, 48, 96) kHz.
- Support for an audio master clock.
- Configurable word select period in master mode (separately for I^{2}S-bus input and output).
- Two 8-word FIFO data buffers are provided, one for transmit and one for receive.
- Generates interrupt requests when buffer levels cross a programmable boundary.
- Two DMA requests, controlled by programmable buffer levels. These are connected to the GPDMA block.
- Controls include reset, stop and mute options separately for I^{2}S-bus input and I^{2}S-bus output.

7.11.7 C_CAN

Controller Area Network (CAN) is the definition of a high performance communication protocol for serial data communication. The C_CAN controller is designed to provide a full implementation of the CAN protocol according to the CAN Specification Version 2.0B. The C_CAN controller allows to build powerful local networks with low-cost multiplex wiring by supporting distributed real-time control with a very high level of security.

7.11.7.1 Features

- Conforms to protocol version 2.0 parts A and B.
- Supports bit rate of up to 1 Mbit/s.

- Supports 32 Message Objects.
- Each Message Object has its own identifier mask.
- Provides programmable FIFO mode (concatenation of Message Objects).
- Provides maskable interrupts.
- Supports Disabled Automatic Retransmission (DAR) mode for time-triggered CAN applications.
- Provides programmable loop-back mode for self-test operation.

7.12 Counter/timers and motor control

7.12.1 General purpose 32-bit timers/external event counters

The LPC1850/30/20/10 include four 32-bit timer/counters. The timer/counter is designed to count cycles of the system derived clock or an externally-supplied clock. It can optionally generate interrupts, generate timed DMA requests, or perform other actions at specified timer values, based on four match registers. Each timer/counter also includes two capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt.

7.12.1.1 Features

- A 32-bit timer/counter with a programmable 32-bit prescaler.
- Counter or timer operation.
- Two 32-bit capture channels per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event may also generate an interrupt.
- Four 32-bit match registers that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:
  - Set LOW on match.
  - Set HIGH on match.
  - Toggle on match.
  - Do nothing on match.
- Up to two match registers can be used to generate timed DMA requests.

7.12.2 Motor control PWM

The motor control PWM is a specialized PWM supporting 3-phase motors and other combinations. Feedback inputs are provided to automatically sense rotor position and use that information to ramp speed up or down. An abort input is also provided that causes the PWM to immediately release all motor drive outputs. At the same time, the motor control PWM is highly configurable for other generalized timing, counting, capture, and compare applications.

7.12.3 Quadrature Encoder Interface (QEI)

A quadrature encoder, also known as a 2-channel incremental encoder, converts angular displacement into two pulse signals. By monitoring both the number of pulses and the relative phase of the two signals, the user can track the position, direction of rotation, and velocity. In addition, a third channel, or index signal, can be used to reset the position counter. The quadrature encoder interface decodes the digital pulses from a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, the QEI can capture the velocity of the encoder wheel.

7.12.3.1 Features

- Tracks encoder position.
- Increments/decrements depending on direction.
- Programmable for $2\times$ or $4\times$ position counting.
- Velocity capture using built-in timer.
- Velocity compare function with “less than” interrupt.
- Uses 32-bit registers for position and velocity.
- Three position compare registers with interrupts.
- Index counter for revolution counting.
- Index compare register with interrupts.
- Can combine index and position interrupts to produce an interrupt for whole and partial revolution displacement.
- Digital filter with programmable delays for encoder input signals.
- Can accept decoded signal inputs (clk and direction).

7.12.4 Repetitive Interrupt (RI) timer

The repetitive interrupt timer provides a free-running 32-bit counter which is compared to a selectable value, generating an interrupt when a match occurs. Any bits of the timer/compare can be masked such that they do not contribute to the match detection. The repetitive interrupt timer can be used to create an interrupt that repeats at predetermined intervals.

7.12.4.1 Features

- 32-bit counter. Counter can be free-running or be reset by a generated interrupt.
- 32-bit compare value.
- 32-bit compare mask. An interrupt is generated when the counter value equals the compare value, after masking. This allows for combinations not possible with a simple compare.

7.12.5 Windowed WatchDog Timer (WWDT)

The purpose of the watchdog is to reset the controller if software fails to periodically service it within a programmable time window.

7.12.5.1 Features

- Internally resets chip if not periodically reloaded during the programmable time-out period.

- Optional windowed operation requires reload to occur between a minimum and maximum time period, both programmable.
- Optional warning interrupt can be generated at a programmable time prior to watchdog time-out.
- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.
- Incorrect feed sequence causes reset or interrupt if enabled.
- Flag to indicate watchdog reset.
- Programmable 24-bit timer with internal prescaler.
- Selectable time period from ($T_{cy(WDCLK)} \times 256 \times 4$) to ($T_{cy(WDCLK)} \times 2^{24} \times 4$) in multiples of $T_{cy(WDCLK)} \times 4$.
- The Watchdog Clock (WDCLK) source can be selected from the IRC or the dedicated watchdog oscillator (WDO). This gives a wide range of potential timing choices of watchdog operation under different power conditions.

7.13 Analog peripherals

7.13.1 Analog-to-Digital Converter (ADC0/1)

7.13.1.1 Features

- 10-bit successive approximation analog to digital converter.
- Input multiplexing among 8 pins.
- Power-down mode.
- Measurement range 0 to 3 V.
- Sampling frequency up to 400 kSamples/s.
- Burst conversion mode for single or multiple inputs.
- Optional conversion on transition on input pin or Timer Match signal <tbd>.
- Individual result registers for each A/D channel to reduce interrupt overhead.
- DMA support.

7.13.2 Digital-to-Analog Converter (DAC)

7.13.2.1 Features

- 10-bit resolution
- Integral Non-Linearity
- Differential Non-Linearity
- Monotonic by design (resistor string architecture)
- Controllable conversion speed
- Low power consumption

7.14 Peripherals in the RTC power domain

7.14.1 RTC

The Real Time Clock (RTC) is a set of counters for measuring time when system power is on, and optionally when it is off. It uses very little power when its registers are not being accessed by the CPU, especially reduced power modes. On the LPC18xx, the RTC is clocked by a separate 32 kHz oscillator that produces a 1 Hz internal time reference. The RTC is powered by its own power supply pin, VBAT.

7.14.1.1 Features

- Measures the passage of time to maintain a calendar and clock. Provides seconds, minutes, hours, day of month, month, year, day of week, and day of year.
- Ultra-low power design to support battery powered systems. Less than 1 μA required for battery operation. Uses power from the CPU power supply when it is present.
- Dedicated battery power supply pin.
- RTC power supply is isolated from the rest of the chip.
- Calibration counter allows adjustment to better than ±1 sec/day with 1 sec resolution.
- Periodic interrupts can be generated from increments of any field of the time registers and selected fractional second values.
- Alarm interrupt can be generated for a specific date/time.

7.14.2 Alarm timer

The alarm timer is a 16-bit timer and counts down from a preset value. The counter triggers a status bit when it reaches 0x00 and asserts an interrupt if enabled.

The alarm timer is part of the RTC power domain and can be battery powered.

7.15 System control

7.15.1 Configuration registers (CREG)

The following settings are controlled in the configuration register block:

- BOD trip settings
- Oscillator output
- DMA-to-peripheral muxing
- Ethernet mode
- Memory mapping
- Timer/USART inputs
- Enabling the USB controllers

In addition, the CREG block contains the part identification and part configuration information.

7.15.2 System Control Unit (SCU)

The system control unit determines the function and electrical mode of the digital pins. By default function 0 is selected for all pins with pull-up enabled.

Analog I/Os for the ADCs and the DAC as well as most USB pins are on separate pads and are not controlled through the SCU.

7.15.3 Clock Generation Unit (CGU)

All base clocks are generated by the Clock Generator Unit (CGU). They may be unrelated in frequency and phase and can have different clock sources within the CGU.

Within each clock area there may be multiple branch clocks, which offers very flexible control for power-management purposes. All branch clocks are outputs of one of two Clock Control Units (CCUs) and can be controlled independently. Branch clocks derived from the same base clock are synchronous in frequency and phase.

7.15.4 Internal oscillator

7.15.5 PLL0

7.15.6 PLL1

7.15.7 Reset Generation Unit (RGU)

The RGU allows generation of independent reset signals for individual blocks and peripherals on the LPC18xx.

7.15.8 Power control

The LPC1850/30/20/10 support four reduced power modes: Sleep, Deep-sleep, Power-down, and Deep power-down.

The LPC1850/30/20/10 can wake up from Deep-sleep, Power-down, and Deep power-down modes via external interrupts and interrupts generated by battery powered blocks in the RTC power domain.

7.16 Serial Wire Debug/JTAG

<tbd>

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD(REG)(3V3)}$	regulator supply voltage (3.3 V)	on pin VDD_REG	2.2[2]	3.6	V
$V_{DD(IO)}$	I/O supply voltage	on pin VDDIO	2.2	3.6	V
V_{DDA}	analog 3.3 V pad supply voltage	on pin VDDA	2.0	3.6	V
$V_{i(VBAT)}$	input voltage on pin VBAT	for the RTC	2.2	3.6	V
$V_{prog(pf)}$	polyfuse programming voltage	on pin VPP	2.7	3.6	V
V_{IA}	analog input voltage	on ADC	0	V_{DDA}	V
V_I	input voltage	only valid when the $V_{DD(IO)}$ supply voltage is present [3]	2.0	3.6	V
I_{DD}	supply current	per supply pin [5]	-	<tbd>	mA
I_{SS}	ground current	per ground pin [5]	-	<tbd>	mA
I_{latch}	I/O latch-up current	$-(0.5V_{DD(IO)}) < V_I < (1.5V_{DD(IO)})$; $T_j < 125$ °C	-	<tbd>	mA
T_{stg}	storage temperature	[6]	<tbd>	<tbd>	°C
$P_{tot(pack)}$	total power dissipation (per package)	based on package heat transfer, not device power consumption	-	<tbd>	W
V_{ESD}	electrostatic discharge voltage	human body model; all pins [7]	<tbd>	<tbd>	V

[1] The following applies to the limiting values:

a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

[2] 2.0 V if VBAT ≥ 2.2 V.

[3] Including voltage on outputs in 3-state mode; at 2.0 V the speed will be reduced.

[4] Not to exceed 4.6 V.

[5] The peak current is limited to 25 times the corresponding maximum current.

[6] Dependent on package type.

[7] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor.

9. Thermal characteristics

The average chip junction temperature, T_j (°C), can be calculated using the following equation:

$$T_j = T_{amb} + (P_D \times R_{th(j-a)}) \quad (1)$$

- T_{amb} = ambient temperature (°C),
- $R_{th(j\text{-}a)}$ = the package junction-to-ambient thermal resistance (°C/W)
- P_D = sum of internal and I/O power dissipation

The internal power dissipation is the product of I_{DD} and V_{DD}. The I/O power dissipation of the I/O pins is often small and many times can be negligible. However it can be significant in some applications.

Table 5. Thermal characteristics

V_{DD} = 2.4 V to 3.6 V; T_{amb} = −40 °C to +85 °C unless otherwise specified;

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{j(max)}$	maximum junction temperature		-	-	<tbd>	°C

10. Static characteristics

Table 6. Static characteristics

T_{amb} = –40 °C to +85 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
Supply pins						
$V_{DD(IO)}$	I/O supply voltage		<tbd>		<tbd>	V
$V_{DD(REG)(3V3)}$	regulator supply voltage (3.3 V)		2.0		3.6	V
V_{DDA}	analog 3.3 V pad supply voltage		<tbd>		<tbd>	V
$V_{i(VBAT)}$	input voltage on pin VBAT	[2]	<tbd>		<tbd>	V
$I_{DD(REG)(3V3)}$	regulator supply current (3.3 V)	active mode; code `while(1){}` executed from <tbd>; all peripherals disabled				
		CCLK = 12 MHz; PLL disabled [3]	-	<tbd>	-	mA
		CCLK = 100 MHz; PLL enabled [3]	-	<tbd>	-	mA
		CCLK = 150 MHz; PLL enabled [3]	-	<tbd>	-	mA
		sleep mode [3]	-	<tbd>	-	mA
		deep sleep mode [3][5]	-	<tbd>	-	µA
		power-down mode [3][5]	-	<tbd>	-	µA
		deep power-down mode; RTC not running [3]	-	<tbd>	-	nA
I_{BAT}	battery supply current	deep power-down mode; RTC running		<tbd>		
		$V_{DD(REG)(3V3)}$ present [6]	-	<tbd>	-	nA
		$V_{DD(REG)(3V3)}$ not present [7]	-	<tbd>	-	nA
$I_{DD(IO)}$	I/O supply current	deep sleep mode [8]	-	<tbd>	-	nA
		power-down mode [8]	-	<tbd>	-	nA
		deep power-down mode [8]	-	<tbd>	-	nA
$I_{DD(ADC)}$	ADC supply current	deep sleep mode [9]	-	<tbd>	-	nA
		power-down mode [9]	-	<tbd>	-	nA
		deep power-down mode [9]	-	<tbd>	-	nA

Table 6. Static characteristics *…continued*

T_{amb} = –40 °C to +85 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
Digital pins						
I_{IL}	LOW-level input current	V_I = 0 V; on-chip pull-up resistor disabled	-	-	<tbd>	µA
I_{IH}	HIGH-level input current	V_I = $V_{DD(IO)}$; on-chip pull-down resistor disabled	-	-	<tbd>	µA
I_{OZ}	OFF-state output current	V_O = 0 V; V_O = $V_{DD(IO)}$; on-chip pull-up/down resistors disabled	-	-	<tbd>	µA
V_I	input voltage	pin configured to provide a digital function [10][11][12]	<tbd>	-	<tbd>	V
V_O	output voltage	output active	<tbd>	-	$V_{DD(IO)}$	V
V_{IH}	HIGH-level input voltage		<tbd>	-	-	V
V_{IL}	LOW-level input voltage		-	-	<tbd>	V
V_{hys}	hysteresis voltage		<tbd>	-	-	V
V_{OH}	HIGH-level output voltage	I_{OH} = –4 mA [13]	$V_{DD(IO)}$ – 0.4	-	-	V
V_{OL}	LOW-level output voltage	I_{OL} = 4 mA [13]	-	-	<tbd>	V
I_{OH}	HIGH-level output current	V_{OH} = $V_{DD(IO)}$ – 0.4 V [13]	<tbd>	-	-	mA
I_{OL}	LOW-level output current	V_{OL} = 0.4 V [13]	<tbd>	-	-	mA
I_{OHS}	HIGH-level short-circuit output current	V_{OH} = 0 V [14]	-	-	<tbd>	mA
I_{OLS}	LOW-level short-circuit output current	V_{OL} = $V_{DD(IO)}$ [14]	-	-	<tbd>	mA
I_{pd}	pull-down current	V_I = 5 V	<tbd>	<tbd>	<tbd>	µA
I_{pu}	pull-up current	V_I = 0 V	<tbd>	<tbd>	<tbd>	µA
		$V_{DD(IO)}$ < V_I < 5 V	<tbd>	<tbd>	<tbd>	µA
Open-drain I²C0-bus pins						
V_{IH}	HIGH-level input voltage		<tbd>	-	-	V
V_{IL}	LOW-level input voltage		-	-	<tbd>	V
V_{hys}	hysteresis voltage		-	<tbd>	-	V
V_{OL}	LOW-level output voltage	I_{OLS} = <tbd><tbd> mA [13]	-	-	<tbd>	V
I_{LI}	input leakage current	V_I = $V_{DD(IO)}$ [15]	-	<tbd>	<tbd>	µA
		V_I = 5 V	-	<tbd>	<tbd>	µA

Table 6. Static characteristics *...continued*

T_{amb} = −40 °C to +85 °C, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
Oscillator pins						
$V_{i(XTAL1)}$	input voltage on pin XTAL1		−0.5	1.8	1.95	V
$V_{o(XTAL2)}$	output voltage on pin XTAL2		−0.5	1.8	1.95	V
$V_{i(RTCX1)}$	input voltage on pin RTCX1		−0.5	1.8	1.95	V
$V_{o(RTCX2)}$	output voltage on pin RTCX2		−0.5	1.8	1.95	V
USB pins						
V_{IC}	common-mode input voltage	high-speed mode	<tbd>	<tbd>	<tbd>	mV
		full-speed/low-speed mode	<tbd>	-	<tbd>	mV
		chirp mode	<tbd>	-	<tbd>	mV
$V_{i(dif)}$	differential input voltage		<tbd>	<tbd>	<tbd>	mV

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[2] The RTC typically fails when $V_{i(VBAT)}$ drops below 1.6 V.

[3] $V_{DD(REG)(3V3)}$ = 3.3 V; T_{amb} = 25 °C for all power consumption measurements.

[4] IRC running at 12 MHz; main oscillator and PLL disabled; PCLK = <tbd>.

[5] BOD disabled.

[6] On pin VBAT; $I_{DD(REG)(3V3)}$ = <tbd> nA; $V_{DD(REG)(3V3)}$ = 3.3 V; V_{BAT} = 3.3 V; T_{amb} = 25 °C.

[7] On pin VBAT; V_{BAT} = 3.3 V; T_{amb} = 25 °C.

[8] All internal pull-ups disabled. All pins configured as output and driven LOW. $V_{DD(3V3)}$ = 3.3 V; T_{amb} = 25 °C.

[9] V_{DDA} = 3.3 V; T_{amb} = 25 °C.

[10] Including voltage on outputs in 3-state mode.

[11] $V_{DD(3V3)}$ supply voltages must be present.

[12] 3-state outputs go into 3-state mode in Deep power-down mode.

[13] Accounts for 100 mV voltage drop in all supply lines.

[14] Allowed as long as the current limit does not exceed the maximum current allowed by the device.

[15] To V_{SS}.

10.1 Electrical pin characteristics



Conditions: $V_{DD(REG)(3V3)} = V_{DD(IO)} = 3.3$ V; standard port pins.

Fig 6. Typical HIGH-level output voltage V_{OH} versus HIGH-level output source current I_{OH}



Conditions: $V_{DD(REG)(3V3)} = V_{DD(IO)} = 3.3$ V; standard port pins.

Fig 7. Typical LOW-level output current I_{OL} versus LOW-level output voltage V_{OL}



Conditions: $V_{DD(REG)(3V3)} = V_{DD(IO)} = 3.3$ V; standard port pins.

Fig 8. Typical pull-up current I_{pu} versus input voltage V_I



Conditions: $V_{DD(REG)(3V3)} = V_{DD(IO)} = 3.3$ V; standard port pins.

Fig 9. Typical pull-down current I_{pd} versus input voltage V_I

10.2 Power consumption



Conditions: T_{amb} = 25 °C; active mode entered executing code `while(1){}` from <tbd>; $V_{DD(REEG)(3V3)}$ = 3.3 V; internal pull-up resistors disabled; system oscillator and system PLL enabled; IRC, BOD disabled; all peripherals disabled; all peripheral clocks disabled.

Fig 10. Typical supply current versus regulator supply voltage $V_{DD(REEG)(3V3)}$ in active mode



Conditions: Active mode entered executing code `while(1){}` from <tbd>; $V_{DD(REEG)(3V3)}$ = 3.3 V; internal pull-up resistors disabled; system oscillator and system PLL enabled; IRC, BOD disabled; all peripherals disabled; all peripheral clocks disabled.

Fig 11. Typical supply current versus temperature in active mode



Conditions: $V_{DD(REEG)(3V3)}$ = 3.3 V; Sleep mode entered from flash; internal pull-up resistors disabled; system oscillator and system PLL enabled; IRC, BOD disabled; all peripherals disabled; all peripheral clocks disabled.

Fig 12. Typical supply current versus temperature in Sleep mode



Conditions: BOD disabled; all oscillators and analog blocks turned off.

Fig 13. Typical supply current versus temperature in Deep-sleep mode (analog blocks disabled)



Fig 14. Typical supply current versus temperature in Deep power-down mode

Table 7. Power consumption for individual peripherals

T_{amb} = 25 °C; $V_{DD(REEG)(3V3)}$ = 3.3 V.

Peripheral	Conditions	Typical I_{DD}[1]
IRC		
ADC		
DAC		
I2C0		
I2C1		
I2S		
SSP0		
SSP1		
USART0		
UART1		
USART2		
USART3		
USB0		
USB1		
Ethernet		
<tbd>		

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

11. Dynamic characteristics

11.1 Digital I/O and CLKOUT pins, internal clock, oscillators, PLL, and C_CAN

Table 8. Dynamic characteristics: Digital I/O and CLKOUT pins, internal clock, oscillators, PLL, and C_CAN

$V_{DD(IO)}$ = <tbd> to <tbd>V; $V_{DD(REG)(3V3)}$ = 3.0 V to 3.6 V; all voltages are measured with respect to ground; positive currents flow into the IC; unless otherwise specified.[1]

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
Digital I/O pins							
t_{THL}	HIGH to LOW transition time	C_L = 30 pF		<tbd>	-	<tbd>	ns
t_{TLH}	LOW to HIGH transition time	C_L = 30 pF		<tbd>	-	<tbd>	ns
CLKOUT pin							
f_{clk}	clock frequency	on pin CLKOUT		-	-	<tbd>	MHz
Internal clock							
$f_{clk(sys)}$	system clock frequency			<tbd>	-	<tbd>	MHz
$T_{clk(sys)}$	system clock period			<tbd>	-	<tbd>	ns
Oscillator							
$f_{i(osc)}$	oscillator input frequency	maximum frequency is the clock input of an external clock source applied to the XTAL1 pin		<tbd>	-	<tbd>	MHz
$t_{startup}$	start-up time	at maximum frequency	[2] [3]	-	500	-	µs
PLL0							
$f_{i(PLL)}$	PLL input frequency			10	-	25	MHz
$f_{o(PLL)}$	PLL output frequency			<tbd>	-	<tbd>	MHz
		CCO; direct mode		<tbd>	-	<tbd>	MHz
PLL1							
$f_{i(PLL)}$	PLL input frequency			10	-	25	MHz
$f_{o(PLL)}$	PLL output frequency			10	-	160	MHz
		CCO; direct mode		156	-	320	MHz
Jitter specification for C_CAN							
$t_{jit(cc)(p-p)}$	cycle to cycle jitter (peak-to-peak value)	on CAN TD1 pin	[2]	-	0.4	1	ns

[1] All parameters are guaranteed over the virtual junction temperature range by design. Pre-testing is performed at T_{amb} = 85 °C ambient temperature on wafer level. Cased products are tested at T_{amb} = 25 °C (final testing). Both pre-testing and final testing use correlated test conditions to cover the specified temperature and power supply voltage range.

[2] This parameter is not part of production testing or final testing, hence only a typical value is stated.

[3] Oscillator start-up time depends on the quality of the crystal. For most crystals it takes about 1000 clock pulses until the clock is fully stable.



Fig 15. I/O delay versus $V_{DD(IO)}$ for digital I/O pins



Fig 16. I/O delay versus $V_{DD(IO)}$ for CLKOUT pin

11.2 External clock

Table 9. Dynamic characteristic: external clock

T_{amb} = −40 °C to +85 °C; $V_{DD(IO)}$ over specified ranges.[1]

Symbol	Parameter	Conditions	Min	Typ[2]	Max	Unit
f_{osc}	oscillator frequency		1	-	25	MHz
$T_{cy(clk)}$	clock cycle time		40	-	1000	ns
t_{CHCX}	clock HIGH time		$T_{cy(clk)} \times 0.4$	-	-	ns
t_{CLCX}	clock LOW time		$T_{cy(clk)} \times 0.4$	-	-	ns
t_{CLCH}	clock rise time		-	-	5	ns
t_{CHCL}	clock fall time		-	-	5	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.



Fig 17. External clock timing (with an amplitude of at least $V_{i(RMS)}$ = 200 mV)

11.3 IRC and RTC oscillators

Table 10. Dynamic characteristic: IRC and RTC oscillators

T_{amb} = −40 °C to +85 °C; 2.7 V ≤ $V_{DD(IO)}$ ≤ 3.6 V.[1]

Symbol	Parameter	Conditions	Min	Typ[2]	Max	Unit
$f_{osc(RC)}$	internal RC oscillator frequency	-	<tbd>	12.00	<tbd>	MHz
$f_{i(RTC)}$	RTC input frequency	-	-	32.768	-	kHz

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.



Conditions: Frequency values are typical values. 12 MHz ± 1% accuracy is guaranteed for 2.7 V ≤ $V_{DD(IO)}$ ≤ 3.6 V and T_{amb} = −40 °C to +85 °C. Variations between parts may cause the IRC to fall outside the 12 MHz 1 % accuracy specification for voltages below 2.7 V.

Fig 18. Internal RC oscillator frequency versus temperature

11.4 I²C-bus

Table 11. Dynamic characteristic: I²C-bus pins

T_{amb} = −40 °C to +85 °C.[1]

Symbol	Parameter		Conditions	Min	Max	Unit
f_{SCL}	SCL clock frequency		Standard-mode	0	100	kHz
			Fast-mode	0	400	kHz
			Fast-mode Plus	0	1	MHz
t_f	fall time	[3][4][5][6]	of both SDA and SCL signals	-	300	ns
			Standard-mode			
			Fast-mode	20 + 0.1 × C_b	300	ns
			Fast-mode Plus	-	120	ns

Table 11. Dynamic characteristic: I²C-bus pins

T_{amb} = −40 °C to +85 °C.[1]

Symbol	Parameter		Conditions	Min	Max	Unit
t_{LOW}	LOW period of the SCL clock		Standard-mode	4.7	-	μs
			Fast-mode	1.3	-	μs
			Fast-mode Plus	0.5	-	μs
t_{HIGH}	HIGH period of the SCL clock		Standard-mode	4.0	-	μs
			Fast-mode	0.6	-	μs
			Fast-mode Plus	0.26	-	μs
$t_{HD;DAT}$	data hold time	[2][3][7]	Standard-mode	0	-	μs
			Fast-mode	0	-	μs
			Fast-mode Plus	0	-	μs
$t_{SU;DAT}$	data set-up time	[8][9]	Standard-mode	250	-	ns
			Fast-mode	100	-	ns
			Fast-mode Plus	50	-	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] tHD;DAT is the data hold time that is measured from the falling edge of SCL; applies to data in transmission and the acknowledge.

[3] A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the V_{IH}(min) of the SCL signal) to bridge the undefined region of the falling edge of SCL.

[4] C_b = total capacitance of one bus line in pF. If mixed with Hs-mode devices, faster fall times are allowed.

[5] The maximum t_f for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t_f is specified at 250 ns. This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t_f.

[6] In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should allow for this when considering bus timing.

[7] The maximum $t_{HD;DAT}$ could be 3.45 μs and 0.9 μs for Standard-mode and Fast-mode but must be less than the maximum of $t_{VD;DAT}$ or $t_{VD;ACK}$ by a transition time. This maximum must only be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal. If the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.

[8] tSU;DAT is the data set-up time that is measured with respect to the rising edge of SCL; applies to data in transmission and the acknowledge.

[9] A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system but the requirement $t_{SU;DAT}$ = 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $t_{r(max)} + t_{SU;DAT}$ = 1000 + 250 = 1250 ns (according to the Standard-mode I²C-bus specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.



Fig 19. I²C-bus pins clock timing

11.5 I²S-bus interface

Table 12. Dynamic characteristics: I²S-bus interface pins
T_{amb} = −40 °C to +85 °C.

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
common to input and output							
t_r	rise time		[1]	-	-	<tbd>	ns
t_f	fall time		[1]	-	-	<tbd>	ns
t_{WH}	pulse width HIGH	on I2S clock pins	[1]	<tbd> × $T_{cy(clk)}$	-	-	-
t_{WL}	pulse width LOW	on pins I2STX_CLK and I2SRX_CLK	[1]	-	-	<tbd> × $T_{cy(clk)}$	ns
output							
$t_{v(Q)}$	data output valid time	on pin I2STX_SDA	[1]	-	-	<tbd>	ns
		on pin I2STX_WS	[1]	-	-	<tbd>	ns
input							
$t_{su(D)}$	data input set-up time	on pin I2SRX_SDA	[1]	<tbd>	-	-	ns
$t_{h(D)}$	data input hold time	on pin I2SRX_SDA	[1]	<tbd>	-	-	ns

[1] CCLK = <tbd> MHz; peripheral clock to the I²S-bus interface PCLK = <tbd>; I²S clock cycle time $T_{cy(clk)}$ = 1600 ns, corresponds to the SCK signal in the *I²S-bus specification*.



Fig 20. I²S-bus timing (output)



Fig 21. I²S-bus timing (input)

11.6 SSP interface

Table 13. Dynamic characteristics: SSP pins in SPI mode

Symbol	Parameter	Conditions		Min	Max	Unit
$T_{cy(PCLK)}$	PCLK cycle time			<tbd>	-	ns
$T_{cy(clk)}$	clock cycle time		[1]	<tbd>	-	ns
SSP master						
t_{DS}	data set-up time	in SPI mode	[2]	<tbd>	$T_{cy(clk)}$	ns
t_{DH}	data hold time	in SPI mode	[2]	-	<tbd>	ns
$t_{v(Q)}$	data output valid time	in SPI mode	[2]	-	<tbd>	ns
$t_{h(Q)}$	data output hold time	in SPI mode	[2]	-	<tbd>	ns
SSP slave						
t_{DS}	data set-up time	in SPI mode	[3][4]	<tbd>	-	ns
t_{DH}	data hold time	in SPI mode	[3][4]	<tbd> × $T_{cy(PCLK)}$ + <tbd>	-	ns
$t_{v(Q)}$	data output valid time	in SPI mode	[3][4]	-	<tbd> × $T_{cy(PCLK)}$ + <tbd>	ns
$t_{h(Q)}$	data output hold time	in SPI mode	[3][4]	-	<tbd> × $T_{cy(PCLK)}$ + <tbd>	ns

[1] $T_{cy(clk)}$ = (SSPCLKDIV × (1 + SCR) × CPSDVSR) / f_{main}. The clock cycle time derived from the SPI bit rate $T_{cy(clk)}$ is a function of the main clock frequency f_{main}, the SSP peripheral clock divider (SSPCLKDIV), the SSP SCR parameter (specified in the SSP0CR0 register), and the SSP CPSDVSR parameter (specified in the SSP clock prescale register).

[2] T_{amb} = −40 °C to 85 °C; $V_{DD(REG)(3V3)}$ = 2.0 V to 3.6 V; $V_{DD(IO)}$ = 2.0 V to 3.6 V.

[3] $T_{cy(clk)} = 12 \times T_{cy(PCLK)}$.

[4] T_{amb} = 25 °C; $V_{DD(REG)(3V3)}$ = 3.3 V; $V_{DD(IO)}$ = 3.3 V.



Fig 22. SSP master timing in SPI mode



Fig 23. SSP slave timing in SPI mode

11.7 SPIFI

Table 14. Dynamic characteristics: SPIFI

T_{amb} = −40 °C to +85 °C for industrial applications; $V_{DD(IO)}$ over specified ranges.[1]

Symbol	Parameter	Conditions	Min	Typ[2]	Max	Unit
$T_{cy(clk)}$	clock cycle time		-	-	80	MHz
$t_{clk(H)}$	clock HIGH time					
$t_{clk(L)}$	clock LOW time					
$t_{su(S)}$	chip select set-up time			<tbd>	-	ns
$t_{h(S)}$	chip select hold time			<tbd>	-	ns
t_{DS}	data set-up time		2			
t_{DH}	data hold time		5			
t_{CSH}	chip select high time					
t_{CSHS}	chip select high set-up time					
t_{CSHH}	chip select high hold time					
$t_{v(Q)}$	data output valid time		-	<tbd>	-	ns
$t_{h(Q)}$	data output hold time		-	<tbd>	-	ns
$t_{dis(Q)}$	data output disable time					

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.



Fig 24. SPIFI timing; LPC18xx to external flash



Fig 25. SPIFI timing; external flash to LPC18xx

11.8 USB interface

Table 15. Dynamic characteristics: USB pins (full-speed)

C_L = 50 pF; R_{pu} = 1.5 kΩ on D+ to $V_{DD(IO)}$, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_r	rise time	10 % to 90 %	<tbd>	-	<tbd>	ns
t_f	fall time	10 % to 90 %	<tbd>	-	<tbd>	ns
t_{FRFM}	differential rise and fall time matching	t_r / t_f	<tbd>	-	<tbd>	%
V_{CRS}	output signal crossover voltage		<tbd>	-	<tbd>	V
t_{FEOPT}	source SE0 interval of EOP	see Figure 26	<tbd>	-	<tbd>	ns
t_{FDEOP}	source jitter for differential transition to SE0 transition	see Figure 26	<tbd>	-	<tbd>	ns
t_{JR1}	receiver jitter to next transition		<tbd>	-	<tbd>	ns
t_{JR2}	receiver jitter for paired transitions	10 % to 90 %	<tbd>	-	<tbd>	ns
t_{EOPR1}	EOP width at receiver	must reject as EOP; see Figure 26 [1]	<tbd>	-	-	ns
t_{EOPR2}	EOP width at receiver	must accept as EOP; see Figure 26 [1]	<tbd>	-	-	ns

[1] Characterized but not implemented as production test. Guaranteed by design.



Fig 26. Differential data-to-EOP transition skew and EOP width

11.9 Ethernet

Table 16. Dynamic characteristics: Ethernet MAC pins

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{cy(clk)}$	clock cycle time	on pin ENET_MDC	<tbd>	<tbd>	<tbd>	ns

Table 16. Dynamic characteristics: Ethernet MAC pins

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{su(D)}$	data input set-up time	on pin ENET_RXD; RMII receive input	<tbd>	<tbd>	<tbd>	ns
		on pin ENET_CRS; RMII carrier sense input	<tbd>	<tbd>	<tbd>	ns
		on pin ENET_RXER; RMII receive error input	<tbd>	<tbd>	<tbd>	ns
$t_{h(D)}$	data input hold time	on pin ENET_RXD; RMII receive input	<tbd>	<tbd>	<tbd>	ns
		on pin ENET_CRS; RMII carrier sense input	<tbd>	<tbd>	<tbd>	ns
		on pin ENET_RXER; RMII receive error input	<tbd>	<tbd>	<tbd>	ns
$t_{d(QV)}$	data output valid delay time	on pin ENET_TXD; RMII transmit output	<tbd>	<tbd>	<tbd>	ns
		on pin ENET_TXEN; RMII transmit enable	<tbd>	<tbd>	<tbd>	ns
$t_{h(Q)}$	data output hold time	on pin ENET_TXD; RMII transmit output	<tbd>	<tbd>	<tbd>	ns
		on pin ENET_TXEN; RMII transmit enable	<tbd>	<tbd>	<tbd>	ns



Fig 27. Ethernet MAC RMII timing

11.10 LCD controller



(1) The active data lines will vary with the type of STN panel (4-bit, 8-bit, color, mono) and with single or dual frames.

(2) The LCD panel clock is selected and scaled by the LCD controller and used to produce LCDCLK.

(3) The duration of the LCDLP signal is controlled by the HSW field in the LCD_TIMH register.

(4) The Polarity of the LCDLP signal is determined by the IHS bit in the LCD_POL register.

Fig 28. Horizontal timing for STN displays



(1) Signal polarities may vary for some displays.

Fig 29. Vertical timing for STN displays



(1) The active data lines will vary with the type of TFT panel.

(2) The LCD panel clock is selected and scaled by the LCD controller and used to produce LCDCLK.

(3) The duration of the LCDLP is controlled by the HSW field in the LCD_TIMH register.

(4) The polarity of the LCDLP signal is determined by the IHS bit in the LCD_POL register.

Fig 30. Horizontal timing for TFT displays



(1) Polarities may vary for some displays.

Fig 31. Vertical timing for TFT displays

11.11 SD/IO card interface

Table 17. Dynamic characteristics: SD card pin interface

T_{amb} = –40 °C to +85 °C for industrial applications; $V_{DD(IO)}$ over specified ranges.[1]

Symbol	Parameter	Conditions	Min	Typ[2]	Max	Unit
$T_{cy(clk)}$	clock cycle time	on pin SDIO_CLK; Data transfer mode	-	-	<tbd>	MHz
		on pin SDIO_CLK; Identification mode	-	-	<tbd>	kHz
$t_{su(D)}$	data input set-up time	on pins SDIO_CMD, SDIO_D[7:0] as inputs	-	<tbd>	-	ns
$t_{h(D)}$	data input hold time	on pins SDIO_CMD, SDIO_D[7:0] as inputs	-	<tbd>	-	ns
$t_{d(QV)}$	data output valid delay time	on pins SDIO_CMD, SDIO_D[7:0] as outputs	-	<tbd>	-	ns
$t_{h(Q)}$	data output hold time	on pins SDIO_CMD, SDIO_D[7:0] as outputs	-	<tbd>	-	ns

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.



Fig 32. SD card pin interface timing

11.12 USART3 IrDA

Table 18. Dynamic characteristics: USART3 IrDA

Symbol	Parameter	Conditions	Min	Max	Unit
$t_{r(tx)}$	transmit rise time		<tbd>	<tbd>	ns
$t_{f(tx)}$	transmit fall time		-	<tbd>	ns



Fig 33. USART3 IrDA transmit timing



Fig 34. USART3 IrDA receive timing

11.13 USART (synchronous mode)

Table 19. Dynamic characteristics: USART in synchronous mode

Symbol	Parameter	Conditions	Min	Max	Unit
$T_{cy(clk)}$	clock cycle time		<tbd>	-	ns
t_{DS}	data set-up time		<tbd>	<tbd>	ns
t_{DH}	data hold time		-	<tbd>	ns
$t_{v(Q)}$	data output valid time		-	<tbd>	ns
$t_{h(Q)}$	data output hold time		-	<tbd>	ns



Fig 35. USART timing (synchronous mode); FED = 0

11.14 Dynamic external memory interface

Table 20. Dynamic characteristics: Dynamic external memory interface

C_L = 30 pF, T_{amb} = −40 °C to 85 °C, $V_{DD(REG)(3V3)}$ = 2.0 V to 3.6 V, AHB clock = 1 MHz

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Common						
$t_{d(SV)}$	chip select valid delay time		-	<tbd>	<tbd>	ns
$t_{h(S)}$	chip select hold time		<tbd>	<tbd>	-	ns
$t_{d(RASV)}$	row address strobe valid delay time		-	<tbd>	<tbd>	ns
$t_{h(RAS)}$	row address strobe hold time		<tbd>	<tbd>	-	ns
$t_{d(CASV)}$	column address strobe valid delay time		-	<tbd>	<tbd>	ns
$t_{h(CAS)}$	column address strobe hold time		<tbd>	<tbd>	-	ns
$t_{d(WV)}$	write valid delay time		-	<tbd>	<tbd>	ns
$t_{h(W)}$	write hold time		<tbd>	<tbd>	-	ns
$t_{d(GV)}$	output enable valid delay time		-	<tbd>	<tbd>	ns
$t_{h(G)}$	output enable hold time		<tbd>	<tbd>	-	ns
$t_{d(AV)}$	address valid delay time		-	<tbd>	<tbd>	ns
$t_{h(A)}$	address hold time		<tbd>	<tbd>	-	ns
Read cycle parameters						
$t_{su(D)}$	data input set-up time		<tbd>	<tbd>	-	ns
$t_{h(D)}$	data input hold time		<tbd>	<tbd>	-	ns
Write cycle parameters						
$t_{d(QV)}$	data output valid delay time		-	<tbd>	<tbd>	ns
$t_{h(Q)}$	data output hold time		<tbd>	<tbd>	-	ns

11.15 Static external memory interface

Table 21. Dynamic characteristics: Static external memory interface

C_L = 30 pF, T_{amb} = −40 °C to 85 °C, $V_{DD(REG)(3V3)}$ = 2.0 V to 3.6 V, AHB clock = 1 MHz

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Common to read and write cycles[1]						
t_{CSLAV}	$\overline{CS}$ LOW to address valid time		<tbd>	<tbd>	<tbd>	ns
Read cycle parameters[1][2]						
t_{OELAV}	$\overline{OE}$ LOW to address valid time		<tbd>	<tbd>	<tbd>	ns
t_{CSLOEL}	$\overline{CS}$ LOW to $\overline{OE}$ LOW time		<tbd> + $T_{cy(CCLK)}$ × WAITOEN	0 + $T_{cy(CCLK)}$ × WAITOEN	<tbd> + $T_{cy(CCLK)}$ × WAITOEN	ns
t_{am}	memory access time	[3][4]	(WAITRD − WAITOEN + 1) × $T_{cy(CCLK)}$ − <tbd>	(WAITRD − WAITOEN + 1) × $T_{cy(CCLK)}$ − <tbd>	(WAITRD − WAITOEN + 1) × $T_{cy(CCLK)}$ − <tbd>	ns
$t_{h(D)}$	data input hold time	[5]	<tbd>	<tbd>	<tbd>	ns
t_{CSHOEH}	$\overline{CS}$ HIGH to $\overline{OE}$ HIGH time		<tbd>	<tbd>	<tbd>	ns
t_{OEHANV}	$\overline{OE}$ HIGH to address invalid time		<tbd>	<tbd>	<tbd>	ns
t_{OELOEH}	$\overline{OE}$ LOW to $\overline{OE}$ HIGH time		<tbd> + (WAITRD − WAITOEN + 1) × $T_{cy(CCLK)}$	0 + (WAITRD − WAITOEN + 1) × $T_{cy(CCLK)}$	<tbd> + (WAITRD − WAITOEN + 1) × $T_{cy(CCLK)}$	
t_{BLSLAV}	$\overline{BLS}$ LOW to address valid time		<tbd>	<tbd>	<tbd>	ns
$t_{CSHBLSH}$	$\overline{CS}$ HIGH to $\overline{BLS}$ HIGH time		<tbd>	<tbd>	<tbd>	ns
Write cycle parameters[1][6]						
t_{CSLWEL}	$\overline{CS}$ LOW to $\overline{WE}$ LOW time		<tbd> + $T_{cy(CCLK)}$ × (1 + WAITWEN)	<tbd> + $T_{cy(CCLK)}$ × (1 + WAITWEN)	<tbd> + $T_{cy(CCLK)}$ × (1 + WAITWEN)	ns
$t_{CSLBLSL}$	$\overline{CS}$ LOW to $\overline{BLS}$ LOW time		−0.88	0.49	0.98	ns
t_{WELDV}	$\overline{WE}$ LOW to data valid time		0.68	2.54	5.86	ns
t_{CSLDV}	$\overline{CS}$ LOW to data valid time		0	2.64	4.79	ns
t_{WELWEH}	$\overline{WE}$ LOW to $\overline{WE}$ HIGH time	[3]	<tbd> + $T_{cy(CCLK)}$ × (WAITWR − WAITWEN + 1)	0 + $T_{cy(CCLK)}$ × (WAITWR − WAITWEN + 1)	<tbd> + $T_{cy(CCLK)}$ × (WAITWR − WAITWEN + 1)	ns
$t_{BLSLBLSH}$	$\overline{BLS}$ LOW to $\overline{BLS}$ HIGH time	[3]	<tbd> + $T_{cy(CCLK)}$ × (WAITWR − WAITWEN + 3)	0 + $T_{cy(CCLK)}$ × (WAITWR − WAITWEN + 3)	<tbd> + $T_{cy(CCLK)}$ × (WAITWR − WAITWEN + 3)	ns
t_{WEHANV}	$\overline{WE}$ HIGH to address invalid time	[3]	<tbd> + $T_{cy(CCLK)}$	<tbd> + $T_{cy(CCLK)}$	<tbd> + $T_{cy(CCLK)}$	ns

Table 21. Dynamic characteristics: Static external memory interface *…continued*

C_L = 30 pF, T_{amb} = −40 °C to 85 °C, $V_{DD(REG)(3V3)}$ = 2.0 V to 3.6 V, AHB clock = 1 MHz

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
t_{WEHDNV}	$\overline{WE}$ HIGH to data invalid time		[3]	<tbd>	<tbd>	<tbd>	ns
$t_{BLSHANV}$	$\overline{BLS}$ HIGH to address invalid time		[3]	<tbd>	<tbd>	<tbd>	ns
$t_{BLSHDNV}$	$\overline{BLS}$ HIGH to data invalid time		[3]	<tbd>	<tbd>	<tbd>	ns

[1] V_{OH} = 2.5 V, V_{OL} = 0.2 V.

[2] V_{IH} = 2.5 V, V_{IL} = 0.5 V.

[3] $T_{cy(CCLK)} = {}^{1}?_{CCLK}$.

[4] Latest of address valid, $\overline{CS}$ LOW, $\overline{OE}$ LOW to data valid.

[5] Earliest of $\overline{CS}$ HIGH, $\overline{OE}$ HIGH, address change to data invalid.

[6] Byte lane state bit (PB) = 1.



Fig 36. Static external memory controller read access



Fig 37. Static external memory controller write access

12. ADC/DAC electrical characteristics

Table 22. ADC characteristics

V_{DDA} = 2.7 V to 3.6 V; T_{amb} = –40 °C to +85 °C unless otherwise specified; ADC frequency 4.5 MHz.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{IA}	analog input voltage		0	-	V_{DDA}	V
C_{ia}	analog input capacitance		-	-	<tbd>	pF
E_D	differential linearity error	[1][2][3]	-	-	<tbd>	LSB
$E_{L(adj)}$	integral non-linearity	[1][4]	-	-	<tbd>	LSB
E_O	offset error	[1][5]	-	–	<tbd>	LSB
E_G	gain error	[1][6]	-	-	<tbd>	%
E_T	absolute error	[1][7]	-	-	<tbd>	LSB
R_{vsi}	voltage source interface resistance	[8]	-	-	<tbd>	kΩ
R_i	input resistance	[9][10]	-	-	<tbd>	MΩ
$f_{clk(ADC)}$	ADC clock frequency		-	-	<tbd>	MHz
$f_{c(ADC)}$	ADC conversion frequency		-	-	<tbd>	kSamples/s

[1] Conditions: V_{SSA} = 0 V, V_{DDA} = 3.3 V.

[2] The ADC is monotonic, there are no missing codes.

[3] The differential linearity error (E_D) is the difference between the actual step width and the ideal step width. See Figure 38.

[4] The integral non-linearity ($E_{L(adj)}$) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See Figure 38.

[5] The offset error (E_O) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 38.

[6] The gain error (E_G) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See Figure 38.

[7] The absolute error (E_T) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See Figure 38.

[8] See Figure 39.

[9] T_{amb} = 25 °C; maximum sampling frequency f_s = 4.5 MHz and analog input capacitance C_{ia} = 1pF.

[10] Input resistance R_i depends on the sampling frequency fs: $R_i = 1 / (f_s \times C_{ia})$.



(1) Example of an actual transfer curve.

(2) The ideal transfer curve.

(3) Differential linearity error (E_D).

(4) Integral non-linearity ($E_{L(adj)}$).

(5) Center of a step of the actual transfer curve.

Fig 38. 10-bit ADC characteristics



The values of resistor components R_{i1} and R_{i2} vary with temperature and input voltage and are process-dependent.

Fig 39. ADC interface to pins AD[n]

Table 23. DAC electrical characteristics

V_{DDA} = 2.7 V to 3.6 V; T_{amb} = −40 °C to +85 °C unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
E_D	differential linearity error		-	<tbd>	-	LSB
$E_{L(adj)}$	integral non-linearity		-	<tbd>	-	LSB
E_O	offset error		-	<tbd>	-	%
E_G	gain error		-	<tbd>	-	%
C_L	load capacitance		-	<tbd>	-	pF
R_L	load resistance		<tbd>	-	-	kΩ

13. Application information

13.1 LCD panel signal usage

Table 24. LCD panel connections for STN single panel mode

External pin	4-bit mono STN single panel		8-bit mono STN single panel		Color STN single panel	
	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function
LCDVD[23]	-	-	-	-	-	-
LCDVD[22]	-	-	-	-	-	-
LCDVD[21]	-	-	-	-	-	-
LCDVD[20]	-	-	-	-	-	-
LCDVD[19]	-	-	-	-	-	-
LCDVD[18]	-	-	-	-	-	-
LCDVD[17]	-	-	-	-	-	-
LCDVD[16]	-	-	-	-	-	-
LCDVD[15]	-	-	-	-	-	-
LCDVD[14]	-	-	-	-	-	-
LCDVD[13]	-	-	-	-	-	-
LCDVD[12]	-	-	-	-	-	-
LCDVD[11]	-	-	-	-	-	-
LCDVD[10]	-	-	-	-	-	-
LCDVD[9]	-	-	-	-	-	-
LCDVD[8]	-	-	-	-	-	-
LCDVD[7]	-	-		UD[7]		UD[7]
LCDVD[6]	-	-		UD[6]		UD[6]
LCDVD[5]	-	-		UD[5]		UD[5]
LCDVD[4]	-	-		UD[4]		UD[4]
LCDVD[3]		UD[3]		UD[3]		UD[3]
LCDVD[2]		UD[2]		UD[2]		UD[2]
LCDVD[1]		UD[1]		UD[1]		UD[1]
LCDVD[0]		UD[0]		UD[0]		UD[0]
LCDLP		LCDLP		LCDLP		LCDLP
LCDENAB/ LCDM		LCDENAB/ LCDM		LCDENAB/ LCDM		LCDENAB/ LCDM
LCDFP		LCDFP		LCDFP		LCDFP
LCDDCLK		LCDDCLK		LCDDCLK		LCDDCLK
LCDLE		LCDLE		LCDLE		LCDLE
LCDPWR		CDPWR		LCDPWR		LCDPWR
LCDCLKIN		LCDCLKIN		LCDCLKIN		LCDPWR

Table 25. LCD panel connections for STN dual panel mode

External pin	4-bit mono STN dual panel		8-bit mono STN dual panel		Color STN dual panel	
	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function	LP18xx pin used	LCD function
LCDVD[23]	-	-	-	-	-	-
LCDVD[22]	-	-	-	-	-	-
LCDVD[21]	-	-	-	-	-	-
LCDVD[20]	-	-	-	-	-	-
LCDVD[19]	-	-	-	-	-	-
LCDVD[18]	-	-	-	-	-	-
LCDVD[17]	-	-	-	-	-	-
LCDVD[16]	-	-	-	-	-	-
LCDVD[15]	-	-		LD[7]		LD[7]
LCDVD[14]	-	-		LD[6]		LD[6]
LCDVD[13]	-	-		LD[5]		LD[5]
LCDVD[12]		-		LD[4]		LD[4]
LCDVD[11]		LD[3]		LD[3]		LD[3]
LCDVD[10]		LD[2]		LD[2]		LD[2]
LCDVD[9]		LD[1]		LD[1]		LD[1]
LCDVD[8]		LD[0]		LD[0]		LD[0]
LCDVD[7]	-	-		UD[7]		UD[7]
LCDVD[6]	-	-		UD[6]		UD[6]
LCDVD[5]	-	-		UD[5]		UD[5]
LCDVD[4]	-	-		UD[4]		UD[4]
LCDVD[3]		UD[3]		UD[3]		UD[3]
LCDVD[2]		UD[2]		UD[2]		UD[2]
LCDVD[1]		UD[1]		UD[1]		UD[1]
LCDVD[0]		UD[0]		UD[0]		UD[0]
LCDLP		LCDLP		LCDLP		LCDLP
LCDENAB/ LCDM		LCDENAB/ LCDM		LCDENAB/ LCDM		LCDENAB/ LCDM
LCDFP		LCDFP		LCDFP		LCDFP
LCDDCLK		LCDDCLK		LCDDCLK		LCDDCLK
LCDLE		LCDLE		LCDLE		LCDLE
LCDPWR		LCDPWR		LCDPWR		LCDPWR
LCDCLKIN		LCDCLKIN		LCDCLKIN		LCDCLKIN

Table 26. LCD panel connections for TFT panels

External pin	TFT 12 bit (4:4:4 mode)		TFT 16 bit (5:6:5 mode)		TFT 16 bit (1:5:5:5 mode)		TFT 24 bit	
	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function	LPC18xx pin used	LCD function
LCDVD[23]		BLUE3		BLUE4		BLUE4		BLUE7
LCDVD[22]		BLUE2		BLUE3		BLUE3		BLUE6
LCDVD[21]		BLUE1		BLUE2		BLUE2		BLUE5
LCDVD[20]		BLUE0		BLUE1		BLUE1		BLUE4
LCDVD[19]	-	-		BLUE0		BLUE0		BLUE3
LCDVD[18]	-	-	-	-		intensity		BLUE2
LCDVD[17]	-	-	-	-	-	-		BLUE1
LCDVD[16]	-	-	-	-	-	-		BLUE0
LCDVD[15]		GREEN3		GREEN5		GREEN4		GREEN7
LCDVD[14]		GREEN2		GREEN4		GREEN3		GREEN6
LCDVD[13]		GREEN1		GREEN3		GREEN2		GREEN5
LCDVD[12]		GREEN0		GREEN2		GREEN1		GREEN4
LCDVD[11]	-	-		GREEN1		GREEN0		GREEN3
LCDVD[10]	-	-		GREEN0		intensity		GREEN2
LCDVD[9]	-	-	-	-	-	-		GREEN1
LCDVD[8]	-	-	-	-	-	-		GREEN0
LCDVD[7]		RED3		RED4		RED4		RED7
LCDVD[6]		RED2		RED3		RED3		RED6
LCDVD[5]		RED1		RED2		RED2		RED5
LCDVD[4]		RED0		RED1		RED1		RED4
LCDVD[3]	-	-		RED0		RED0		RED3
LCDVD[2]	-	-	-	-		intensity		RED2
LCDVD[1]	-	-	-	-	-	-		RED1
LCDVD[0]	-	-	-	-	-	-		RED0
LCDLP		LCDLP		LCDLP		LCDLP		LCDLP
LCDENAB/ LCDM		LCDENAB/ LCDM		LCDENAB/ LCDM		LCDENAB/ LCDM		LCDENAB/ LCDM
LCDFP		LCDFP		LCDFP		LCDFP		LCDFP
LCDDCLK		LCDDCLK		LCDDCLK		LCDDCLK		LCDDCLK
LCDLE		LCDLE		LCDLE		LCDLE		LCDLE
LCDPWR		LCDPWR		LCDPWR		LCDPWR		LCDPWR
LCDCLKIN		LCDCLKIN		LCDCLKIN		LCDCLKIN		LCDCLKIN

13.2 XTAL1 input

The input voltage to the on-chip oscillators is limited to 1.8 V. If the oscillator is driven by a clock in slave mode, it is recommended that the input be coupled through a capacitor with C_i = 100 pF. To limit the input voltage to the specified range, choose an additional capacitor to ground C_g which attenuates the input voltage by a factor $C_i/(C_i + C_g)$. In slave mode, a minimum of 200 mV (RMS) is needed. For more details see <tbd>.



Fig 40. Slave mode operation of the on-chip oscillator

13.3 XTAL and RTCX Printed Circuit Board (PCB) layout guidelines

The crystal should be connected on the PCB as close as possible to the oscillator input and output pins of the chip. Take care that the load capacitors C_{x1}, C_{x2}, and C_{x3} in case of third overtone crystal usage have a common ground plane. The external components must also be connected to the ground plain. Loops must be made as small as possible in order to keep the noise coupled in via the PCB as small as possible. Also parasitics should stay as small as possible. Values of C_{x1} and C_{x2} should be chosen smaller accordingly to the increase in parasitics of the PCB layout.

14. Package outline

LBGA256: plastic low profile ball grid array package; 256 balls; body 17 x 17 x 1 mm **SOT740-2**



DIMENSIONS (mm are the original dimensions)

UNIT	A max	A_1	A_2	b	D	E	e	e_1	e_2	v	w	y	y_1
mm	1.55	0.45 0.35	1.1 0.9	0.55 0.45	17.2 16.8	17.2 16.8	1	15	15	0.25	0.1	0.12	0.35

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT740-2	- - -	MO-192	- - -			~~05-06-16~~ 05-08-04

Fig 41. Package outline LBGA256 package sot740_2

15. Abbreviations

Table 27. Abbreviations

Acronym	Description
ADC	Analog-to-Digital Converter
AHB	Advanced High-performance Bus
AMBA	Advanced Microcontroller Bus Architecture
APB	Advanced Peripheral Bus
BOD	BrownOut Detection
CAN	Controller Area Network
DAC	Digital-to-Analog Converter
DCC	Debug Communication Channel
DMA	Direct Memory Access
DSP	Digital Signal Processing
EOP	End Of Packet
ETM	Embedded Trace Macrocell
GPIO	General Purpose Input/Output
IRC	Internal RC
IrDA	Infrared Data Association
JTAG	Joint Test Action Group
MAC	Media Access Control
MIIM	Media Independent Interface Management
OHCI	Open Host Controller Interface
OTG	On-The-Go
PHY	Physical Layer
PLL	Phase-Locked Loop
PWM	Pulse Width Modulator
RIT	Repetitive Interrupt Timer
RMII	Reduced Media Independent Interface
SE0	Single Ended Zero
SPI	Serial Peripheral Interface
SSI	Serial Synchronous Interface
SSP	Synchronous Serial Port
TCM	Tightly Coupled Memory
TTL	Transistor-Transistor Logic
UART	Universal Asynchronous Receiver/Transmitter
USB	Universal Serial Bus

16. Revision history

Table 28. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
LPC1850_30_20_10 v.0.09	<tbd>	Objective data sheet		LPC18xx_0.08
Modifications	• Numerous editorial updates.			
LPC18xx_0.08	<tbd>	Objective data sheet		LPC18xx_0.07
Modifications	• New pin configuration table added and pin muxing revised.			
LPC18xx_0.07	<tbd>	Objective data sheet		LPC18xx_0.06
Modifications	• Functional description of peripherals added. • Timing diagrams added. • SPIFI removed.			
LPC18xx_0.06	<tbd>	Objective data sheet		LPC18xx_0.05
Modifications:	Editorial updates.			
LPC18xx_0.05	<tbd>	Objective data sheet		LPC18xx_0.04
Modifications:	• Table 4 “Limiting values” updated. • Figure 15 and Figure 16 added. • CGU base and branch clock tables added in Section 7.8.2. • Section 11.4 “I^{2}C-bus” characterization table and figure updated. • SGPIO removed. • Editorial updates.			
LPC18xx_0.04	<tbd>	Objective data sheet	-	-

17. Legal information

17.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

17.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

SCT — logo is a trademark of NXP B.V.

SPIFI — logo is a trademark of NXP B.V.

18. Contact information

For more information, please visit: **http://www.nxp.com**

For sales office addresses, please send an email to: **salesaddresses@nxp.com**

19. Contents

continued >>

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 17 September 2010

Document identifier: LPC1850_30_20_10