# MSP430G2x01, MSP430G2x11 MIXED SIGNAL MICROCONTROLLER

SLAS695 - FEBRUARY 2010

- Low Supply Voltage Range 1.8 V to 3.6 V
- Ultralow Power Consumption
  - Active Mode: 220 μA at 1 MHz, 2.2 V
  - Standby Mode: 0.5 μA
  - Off Mode (RAM Retention): 0.1  $\mu$ A
- Five Power-Saving Modes
- Ultrafast Wake-Up From Standby Mode in Less Than 1 μs
- 16-Bit RISC Architecture, 62.5 ns Instruction Cycle Time
- Basic Clock Module Configurations:
  - Internal Frequencies up to 16 MHz With One Calibrated Frequency
  - Internal Very Low Power LF Oscillator
  - 32-kHz Crystal
  - External Digital Clock Source
- 16-Bit Timer\_A With Two Capture/Compare Registers

- Brownout Detector
- On-Chip Comparator for Analog Signal Compare Function or Slope A/D (See Table 1)
- Serial Onboard Programming, No External Programming Voltage Needed Programmable Code Protection by Security Fuse
- On-Chip Emulation Logic With Spy-Bi-Wire Interface
- Family Members details see Table 1
- Available in a 14-Pin Plastic Small-Outline Thin Package (TSSOP), 14-Pin Plastic Dual Inline Package (PDIP), and 16-Pin QFN
- For Complete Module Descriptions, See the MSP430x2xx Family User's Guide

# description

The Texas Instruments MSP430 family of ultralow-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 1 µs.

The MSP430G2x01/11 series is an ultralow-power mixed signal microcontroller with a built-in 16-bit timer and ten I/O pins. The MSP430G2x11 family members have a versatile analog comparator. For configuration details see Table 1.

Typical applications include low-cost sensor systems that capture analog signals, convert them to digital values, and then process the data for display or for transmission to a host system.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




# Table 1. Available Options - MSP430G2xxx Devices

Device	BSL	EEM	Flash (KB)	RAM (B)	Timer_A	COMP_A+ Channel	сьоск	I/O	Package Type
MSP430G2211IRSA16 MSP430G2211IPW14 MSP430G2211IN14	-	1	2	128	1x TA2	8	LF, DCO, VLO	10	16-QFN 14-TSSOP 14-PDIP
MSP430G2201IRSA16 MSP430G2201IPW14 MSP430G2201IN14	-	1	2	128	1x TA2	-	LF, DCO, VLO	10	16-QFN 14-TSSOP 14-PDIP
MSP430G2111IRSA16 MSP430G2111IPW14 MSP430G2111IN14	-	1	1	128	1x TA2	8	LF, DCO, VLO	10	16-QFN 14-TSSOP 14-PDIP
MSP430G2101IRSA16 MSP430G2101IPW14 MSP430G2101IN14	-	1	1	128	1x TA2	-	LF, DCO, VLO	10	16-QFN 14-TSSOP 14-PDIP
MSP430G2001IRSA16 MSP430G2001IPW14 MSP430G2001IN14	-	1	0.5	128	1x TA2	-	LF, DCO, VLO	10	16-QFN 14-TSSOP 14-PDIP


<sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

<sup>&</sup>lt;sup>‡</sup> Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

# device pinout, MSP430G2x01




NOTE: See port schematics section for detailed I/O information.




NOTE: See port schematics section for detailed I/O information.

# device pinout, MSP430G2x11




NOTE: See port schematics section for detailed I/O information.




NOTE: See port schematics section for detailed I/O information.

# functional block diagram, MSP430G2x11



# functional block diagram, MSP430G2x01



# Terminal Functions, MSP430G2x01 and MSP430G2x11

TERMINAL				
NAME	14 N, PW NO.	16 RSA NO.	I/O	DESCRIPTION
P1.0/ TA0CLK/ ACLK/ CA0	2	1	I/O	General-purpose digital I/O pin Timer0_A, clock signal TACLK input ACLK signal ouput Comparator_A+, CA0 input (see Note 1)
P1.1/ TA0.0/ CA1	3	2	1/0	General-purpose digital I/O pin Timer0_A, capture: CCI0A input, compare: Out0 output Comparator_A+, CA1 input (see Note 1)
P1.2/ TA0.1/ CA2	4	3	I/O	General-purpose digital I/O pin Timer0_A, capture: CCI1A input, compare: Out1 output Comparator_A+, CA2 input (see Note 1)
P1.3/ CA3/ CAOUT	5	4	I/O	General-purpose digital I/O pin Comparator_A+, CA3 input (see Note 1) Comparator_A+, output (see Note 1)
P1.4/ SMCLK/ CA4/ TCK	6	5	1/0	General-purpose digital I/O pin SMCLK signal output Comparator_A+, CA4 input (see Note 1) JTAG test clock, input terminal for device programming and test
P1.5/ TA0.0/ CA5/ TMS	7	6	I/O	General-purpose digital I/O pin Timer0_A, compare: Out0 output Comparator_A+, CA5 input (see Note 1) JTAG test mode select, input terminal for device programming and test
P1.6/ TA0.1/ CA6/ TDI/ TCLK	8	7	I/O	General-purpose digital I/O pin Timer0_A, compare: Out1 output Comparator_A+, CA6 input (see Note 1) JTAG test data input or test clock input during programming and test
P1.7/ CA7/ CAOUT TDO/ TDI	9	8	I/O	General-purpose digital I/O pin CA7 input (see Note 1) Comparator_A+, output (see Note 1) JTAG test data output terminal or test data input during programming and test

NOTES: 1. MSP430G2x11 only.

# Terminal Functions, MSP430G2x01 and MSP430G2x11 (continued)

TER	RMINAL					
NAME	14 N, PW	16 RSA	I/O	DESCRIPTION		
	NO.	NO.				
XIN/ P2.6/ TA0.1	13	12	I/O	Input terminal of crystal oscillator General-purpose digital I/O pin Timer0_A, compare: Out1 output		
XOUT/ P2.7	12	11	I/O	Output terminal of crystal oscillator (see Note 1) General-purpose digital I/O pin		
RST/ NMI/ SBWTDIO	10	9	_	Reset Nonmaskable interrupt input Spy-Bi-Wire test data input/output during programming and test		
TEST/ SBWTCK	11	10	I	Selects test mode for JTAG pins on Port1. The device protection fuse is connected to TEST. Spy-Bi-Wire test clock input during programming and test		
DVCC	1	16	NA	Supply voltage		
DVSS	14	14	NA	Ground reference		
NC	=	15 13	NA	Not connected.		
QFN Pad	_	Pad	NA	QFN package pad connection to V <sub>SS</sub> recommended.		

NOTES: 1. If XOUT/P2.7 is used as an input, excess current will flow until P2SEL.7 is cleared. This is due to the oscillator output driver connection to this pad after reset.

 $<sup>^\</sup>dagger$  TDO or TDI is selected via JTAG instruction.

# short-form description

### CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.


The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

### instruction set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 2 shows examples of the three types of instruction formats; Table 3 shows the address modes.



**Table 2. Instruction Word Formats** 

Dual operands, source-destination	e.g., ADD R4,R5	R4 + R5> R5
Single operands, destination only	e.g., CALL R8	PC>(TOS), R8> PC
Relative jump, un/conditional	e.g., JNE	Jump-on-equal bit = 0

Table 3. Address Mode Descriptions

ADDRESS MODE	s	D	SYNTAX	EXAMPLE	OPERATION
Register	•	•	MOV Rs,Rd	MOV R10,R11	R10> R11
Indexed	•	•	MOV X(Rn), Y(Rm)	MOV 2(R5),6(R6)	M(2+R5)> M(6+R6)
Symbolic (PC relative)	•	•	MOV EDE,TON		M(EDE)> M(TONI)
Absolute	•	•	MOV &MEM,&TCDAT		M(MEM)> M(TCDAT)
Indirect	•		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	M(R10)> M(Tab+R6)
Indirect autoincrement	•		MOV @Rn+,Rm	MOV @R10+,R11	M(R10)> R11 R10 + 2> R10
Immediate	•		MOV #X,TON	MOV #45,TON	#45> M(TONI)

NOTE: S = source D = destination



# MSP430G2x01, MSP430G2x11 MIXED SIGNAL MICROCONTROLLER

SLAS695 - FEBRUARY 2010

# operating modes

The MSP430 has one active mode and five software-selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
  - All clocks are active
- Low-power mode 0 (LPM0)
  - CPU is disabled
  - ACLK and SMCLK remain active. MCLK is disabled
- Low-power mode 1 (LPM1)
  - CPU is disabled
  - ACLK and SMCLK remain active. MCLK is disabled
  - DCO's dc-generator is disabled if DCO not used in active mode
- Low-power mode 2 (LPM2)
  - CPU is disabled
  - MCLK and SMCLK are disabled
  - DCO's dc-generator remains enabled
  - ACLK remains active
- Low-power mode 3 (LPM3)
  - CPU is disabled
  - MCLK and SMCLK are disabled
  - DCO's dc-generator is disabled
  - ACLK remains active
- Low-power mode 4 (LPM4)
  - CPU is disabled
  - ACLK is disabled
  - MCLK and SMCLK are disabled
  - DCO's dc-generator is disabled
  - Crystal oscillator is stopped



# interrupt vector addresses

The interrupt vectors and the power-up starting address are located in the address range of 0FFFFh to 0FFC0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

If the reset vector (located at address 0FFFEh) contains 0FFFFh (e.g., flash is not programmed) the CPU will go into LPM4 immediately after power-up.

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-up External reset Watchdog Timer+ Flash key violation PC out-of-range (see Note 1)	PORIFG RSTIFG WDTIFG KEYV (see Note 2)	Reset	OFFFEh	31, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG (see Notes 2 and 5)	(non)-maskable, (non)-maskable, (non)-maskable	0FFFCh	30
			0FFFAh	29
			0FFF8h	28
COMP_A+	CAIFG (see Note 3 and 4)	maskable	0FFF6h	27
Watchdog Timer+	WDTIFG	maskable	0FFF4h	26
Timer_A2	TACCR0 CCIFG (see Note 3)	maskable	0FFF2h	25
Timer_A2	TACCR1 CCIFG. TAIFG (see Notes 2 and 3)	maskab∣e	0FFF0h	24
			0FFEEh	23
			0FFECh	22
			0FFEAh	21
			0FFE8h	20
I/O Port P2 (two flags)	P2IFG.6 to P2IFG.7 (see Notes 2 and 3)	maskable	0FFE6h	19
l/O Port P1 (eight flags)	P1 FG.0 to P1 FG.7 (see Notes 2 and 3)	maskab∣e	0FFE4h	18
			0FFE2h	17
			0FFE0h	16
(see Note 6)			0FFDEh 0FFC0h	15 0, lowest

- NOTES: 1. A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address ranges.
  - 2. Multiple source flags
  - 3. Interrupt flags are located in the module
  - 4. Devices with COMP\_A+ only.
  - (non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.
  - 6. The interrupt vectors at addresses 0FFDEh to 0FFC0h are not used in this device and can be used for regular program code if necessary

# MSP430G2x01, MSP430G2x11 MIXED SIGNAL MICROCONTROLLER

SLAS695 - FEBRUARY 2010

# special function registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

## interrupt enable 1 and 2

Address	7	6	5	4	3	2	1	0
0h			ACCVIE	NMIIE			OFIE	WDTIE
			rw-0	rw-0			rw-0	rw-0

WDTIE: Watchdog Timer interrupt enable. Inactive if watchdog mode is selected. Active if Watchdog Timer

is configured in interval timer mode.

OFIE: Oscillator fault enable

NMIIE: (Non)maskable interrupt enable

ACCVIE: Flash access violation interrupt enable

Address	7	6	5	4	3	2	1	0
01h								

# interrupt flag register 1 and 2

Address	7	6	5	4	3	2	1	0
02h				NMIIFG	RSTIFG	PORIFG	OFIFG	WDTIFG
				rw-0	rw-(0)	rw-(1)	rw-1	rw-(0)

WDTIFG: Set on Watchdog Timer overflow (in watchdog mode) or security key violation.

Reset on V<sub>CC</sub> power-up or a reset condition at RST/NMI pin in reset mode.

OFIFG: Flag set on oscillator fault

External reset interrupt flag. Set on a reset condition at RST/NMI pin in reset mode. Reset on V<sub>CC</sub> RSTIFG:

power-up

PORIFG: Power-On Reset interrupt flag. Set on V<sub>CC</sub> power-up.

NMIIFG: Set via RST/NMI-pin

Address	7	6	5	4	3	2	1	0
03h								

Legend Bit can be read and written.

Bit can be read and written. It is Reset or Set by PUC. rw-0,1: rw-(0,1): Bit can be read and written. It is Reset or Set by POR.

SFR bit is not present in device



# memory organization

		MSP430G2001 MSP430G2011	MSP430G2101 MSP430G2111	MSP430G2201 MSP430G2211
Memory Main: interrupt vector Main: code memory	Size Flash Flash	512B 0xFFFF to 0xFFC0 0xFFFF to 0xFE00	1kB 0xFFFF to 0xFFC0 0xFFFF to 0xFC00	2kB 0xFFFF to 0xFFC0 0xFFFF to 0xF800
Information memory	Size Flash	256 Byte 010FFh - 01000h	256 Byte 010FFh – 01000h	256 Byte 010FFh - 01000h
RAM	Size	128B 027Fh - 0200h	128B 027Fh - 0200h	128B 027Fh - 0200h
Peripherals	16-bit 8-bit 8-bit SFR	01FFh - 0100h 0FFh - 010h 0Fh - 00h	01FFh - 0100h 0FFh - 010h 0Fh - 00h	01FFh - 0100h 0FFh - 010h 0Fh - 00h

# flash memory

The flash memory can be programmed via the Spy-Bi-Wire/JTAG port or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually, or as a group with segments 0 to n.
   Segments A to D are also called information memory.
- Segment A contains calibration data. After reset segment A is protected against programming and erasing.
   It can be unlocked but care should be taken not to erase this segment if the device-specific calibration data is required.



# peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the MSP430x2xx Family User's Guide.

# oscillator and system clock

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power low-frequency oscillator, and an internal digitally controlled oscillator (DCO). The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1  $\mu$ s. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced either from a 32768-Hz watch crystal or the internal LF oscillator.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

DCO CALIBRATION DATA (PROVIDED FROM FACTORY IN FLASH INFO MEMORY SEGMENT A)							
DCO FREQUENCY	DCO FREQUENCY CALIBRATION SIZE ADDRESS						
1 MHz	1 MHz CALBC1_1MHZ byte 010FFh						
	CALDCO_1MHZ	byte	010FEh				

# calibration data stored in information memory segment A

Calibration data is stored for the DCO organized in a tag-length-value structure.

TAGS USED BY THE ADC CALIBRATION TAGS						
NAME ADDRESS VALUE DESCRIPTION						
TAG_DCO_30†	0x10FC	0x01	DCO frequency calibration at $V_{CC} = 3 \text{ V}$ and $T_A = 30^{\circ}\text{C}$ at calibration			
TAG_EMPTY† - 0xFE   Identifier for empty memory areas						

<sup>†</sup> Advanced information

LABELS USED BY THE ADC CALIBRATION TAGS							
LABEL CONDITION AT CALIBRATION / DESCRIPTION SIZE ADDRESS OFFSET							
CAL_BC1_1MHz†	-	byte	0x0001				
CAL_DCO_1MHz†	-	byte	0x0000				

<sup>†</sup> Advanced information

### brownout

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off.

# digital I/O

There is one 8-bit I/O port implemented—port P1—and two bits of I/O port P2:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt condition is possible.
- Edge-selectable interrupt input capability for all the eight bits of port P1 and the two bits of port P2.
- Read/write access to port-control registers is supported by all instructions.
- Each I/O has an individually programmable pull-up/pull-down resistor.

# WDT+ watchdog timer

The primary function of the watchdog timer (WDT+) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be disabled or configured as an interval timer and can generate interrupts at selected time intervals.

# Timer\_A2

Timer\_A2 is a 16-bit timer/counter with two capture/compare registers. Timer\_A2 can support multiple capture/compares, PWM outputs, and interval timing. Timer\_A2 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

		TIMER_A2 SIG	NAL CONNECTION	NS - DEVICES WITH	I NO ANALOG				
	PUT JMBER	DEVICE INPUT SIGNAL	MODULE INPUT NAME	MODULE BLOCK	MODULE OUTPUT SIGNAL	OUT PIN NU	PUT JMBER		
PW, N	RSA					PW, N	RSA		
2 - P1.0	1 - P1.0	TACLK	TACLK						
		ACLK	ACLK	<b>T</b> '	NA				
		SMCLK	SMCLK	Timer	rinter	riiilei	NA		
2 - P1.0	1 - P1.0	TACLK	INCLK						
3 - P1.1	2 - P1.1	TA0	CCI0A			3 - P1.1	2 - P1.1		
		ACLK (internal)	CCI0B	CCRO	CCRO	T40	7 - P1.5	6 - P1.5	
		V <sub>SS</sub>	GND			TA0			
		V <sub>CC</sub>	V <sub>CC</sub>						
4 - P1.2	3 - P1.2	TA1	CCI1A			4 - P1.2	3 - P1.2		
		TA1	CCI1B	0054	TA1	8 - P1.6	7 - P1.6		
		V <sub>SS</sub>	GND	CCR1		13 - P2.6	12 - P2.6		
		V <sub>CC</sub>	V <sub>CC</sub>						

# MSP430G2x01, MSP430G2x11 MIXED SIGNAL MICROCONTROLLER

SLAS695 - FEBRUARY 2010

		TIMER_A2 SI	GNAL CONNECTIO	NS - DEVICES WIT	H COMP_A+			
INF PIN NU	PUT JMBER	DEVICE INPUT SIGNAL	MODULE INPUT NAME	MODULE BLOCK	MODULE OUTPUT SIGNAL	OUT PIN NU		
PW, N	RSA					PW, N	RSA	
2 - P1.0	1 - P1.0	TACLK	TACLK					
		ACLK	ACLK	<del></del>	NA			
		SMCLK	SMCLK	Timer				
2 - P1.0	1 - P1.0	TACLK	INCLK					
3 - P1.1	2 - P1.1	TA0	CCI0A	CCRO		3 - P1.1	2 - P1.1	
		ACLK (internal)	CCI0B		CCRO	T40	7 - P1.5	6 - P1.5
		V <sub>SS</sub>	GND			CCRU	CCRO	TA0
		V <sub>CC</sub>	V <sub>CC</sub>					
4 - P1.2	3 - P1.2	TA1	CC 1A			4 - P1.2	3 - P1.2	
		CAOUT (internal)	CCI1B	0054	TA1	8 - P1.6	7 - P1.6	
		V <sub>SS</sub>	GND	CCR1		13 - P2.6	12 - P2.6	
		V <sub>CC</sub>	V <sub>CC</sub>				·	

# comparator\_A+ (MSP430G2x11 only)

The primary function of the comparator\_A+ module is to support precision slope analog-to-digital conversions, battery-voltage supervision, and monitoring of external analog signals.



# PRODUCT PREVIEW

# peripheral file map

	PERIPHERALS WITH WORD ACCESS	3	
Timer_A	Capture/compare register Capture/compare register Timer_A register Capture/compare control Capture/compare control Timer_A control Timer_A interrupt vector	TACCR1 TACCR0 TAR TACCTL1 TACCTL0 TACTL TAIV	0174h 0172h 0170h 0164h 0162h 0160h 012Eh
Flash Memory	Flash control 3 Flash control 2 Flash control 1	FCTL3 FCTL2 FCTL1	012Ch 012Ah 0128h
Watchdog Timer+	Watchdog/timer control	WDTCTL	0120h
	PERIPHERALS WITH BYTE ACCESS	ı	
Comparator_A+ (MSP430G2x11 only)	Comparator_A+ port disable Comparator_A+ control 2 Comparator_A+ control 1	CAPD CACTL2 CACTL1	05Bh 05Ah 059h
Basic Clock System+	Basic clock system control 3 Basic clock system control 2 Basic clock system control 1 DCO clock frequency control	BCSCTL3 BCSCTL2 BCSCTL1 DCOCTL	053h 058h 057h 056h
Port P2	Port P2 resistor enable Port P2 selection Port P2 interrupt enable Port P2 interrupt edge select Port P2 interrupt flag Port P2 direction Port P2 output Port P2 input	P2REN P2SEL P2IE P2IES P2IFG P2DIR P2OUT P2IN	02Fh 02Eh 02Dh 02Ch 02Bh 02Ah 029h 028h
Port P1	Port P1 resistor enable Port P1 selection Port P1 interrupt enable Port P1 interrupt edge select Port P1 interrupt flag Port P1 direction Port P1 output Port P1 input	P1REN P1SEL P1IE P1IES P1IFG P1DIR P1OUT P1IN	027h 026h 025h 024h 023h 022h 021h 020h
Special Function	SFR interrupt flag 2 SFR interrupt flag 1 SFR interrupt enable 2 SFR interrupt enable 1	IFG2 IFG1 IE2 IE1	003h 002h 001h 000h

# absolute maximum ratings†


Voltage applied at V <sub>CC</sub> to V <sub>SS</sub>	-0.3 V to 4.1 V
Voltage applied to any pin (see Note 2)0.3 V	/ to V <sub>CC</sub> +0.3 V
Diode current at any device terminal	±2 mA
Storage temperature, T <sub>stg</sub> (unprogrammed device, see Note 3)	55°C to 150°C
Storage temperature, T <sub>sto</sub> (programmed device, see Note 3)	

- NOTES: 1. Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
  - 2. All voltages referenced to  $V_{SS}$ . The JTAG fuse-blow voltage,  $V_{FB}$ , is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.
  - Higher temperature may be applied during board soldering process according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage during program execution, V <sub>CC</sub>		1.8		3.6	V
Supply voltage during program/erase flash memory, V <sub>CC</sub>		2.2		3.6	V
Supply voltage, V <sub>SS</sub>			0		V
Operating free-air temperature range, TA	l version	-40		85	°C
	V <sub>CC</sub> = 1.8 V, Duty Cycle = 50% ±10%	dc		4.15	
Processor frequency f <sub>SYSTEM</sub> (Maximum MCLK frequency)	V <sub>CC</sub> = 2.7 V, Duty Cycle = 50% ±10%	dc		12	MHz
	V <sub>CC</sub> ≥ 3.3 V, Duty Cycle = 50% ±10%	dc		16	

- The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.
  - Modules might have a different maximum input clock specification. Refer to the specification of the respective module in this data sheet.



Supply Voltage - V NOTE: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V<sub>CC</sub> of 2.2 V.

Figure 1. Save Operating Area



# PRODUCT PREVIEW


electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)


active mode supply current (into V<sub>CC</sub>) excluding external current (see Notes 1 and 2)

P/	ARAMETER	TEST CONDITIONS	TA	V <sub>CC</sub>	MIN TYP	MAX	UNIT
	Active mode (AM)	f <sub>DCO</sub> = f <sub>MCLK</sub> = f <sub>SMCLK</sub> = 1MHz, f <sub>ACLK</sub> = 32,768Hz, Program executes in flash,		2.2 V	220		4
<sup> </sup> AM, 1MHz	current (1MHz)	BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0		3 V	300	370	μΑ

- NOTES: 1. All inputs are tied to 0 V or  $V_{CC}$ . Outputs do not source or sink any current.
  - 2. The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9pF.

# typical characteristics - active mode supply current (into V<sub>CC</sub>)








Figure 3. Active mode current vs DCO frequency


low-power mode supply currents (into V<sub>CC</sub>) excluding external current (see Notes 1 and 2)

PAI	RAMETER	TEST CONDITIONS	T <sub>A</sub>	v <sub>cc</sub>	MIN	TYP	MAX	UNIT
<sup> </sup> LPM0, 1MHz	Low-power mode 0 (LPM0) current, see Note 3	$\begin{split} &f_{MCLK}=0 \text{ MHz,} \\ &f_{SMCLK}=f_{DCO}=1 \text{ MHz,} \\ &f_{ACLK}=32,768 \text{ Hz,} \\ &BCSCTL1=CALBC1\_1 \text{MHZ,} \\ &DCOCTL=CALDCO\_1 \text{MHZ,} \\ &CPUOFF=1, SCG0=0, SCG1=0, \\ &OSCOFF=0 \end{split}$	25°C	2.2 V		65		μΑ
I <sub>LPM2</sub>	Low-power mode 2 (LPM2) current, see Note 4	$\begin{split} &f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}, \\ &f_{DCO} = 1 \text{ MHz}, \\ &f_{ACLK} = 32,768 \text{ Hz}, \\ &BCSCTL1 = CALBC1\_1 \text{ MHZ}, \\ &DCOCTL = CALDCO\_1 \text{ MHZ}, \\ &CPUOFF = 1, SCG0 = 0, SCG1 = 1, \\ &OSCOFF = 0 \end{split}$	25°C	2.2 V		22		μΑ
LPM3,LFXT1	Low-power mode 3 (LPM3) current, see Note 4	$\begin{split} &f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}, \\ &f_{ACLK} = 32,768 \text{ Hz}, \\ &CPUOFF = 1, \text{ SCG0} = 1, \text{ SCG1} = 1, \\ &OSCOFF = 0 \end{split}$	25°C	2.2 V		0.7	1.5	μΑ
LPM3,VLO	Low-power mode 3 current, (LPM3) see Note 4	$ \begin{aligned} &f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}, \\ &f_{ACLK} \text{ from internal LF oscillator (VLO),} \\ &CPUOFF = 1, SCG0 = 1, SCG1 = 1, \\ &OSCOFF = 0 \end{aligned} $	25°C	2.2 V		0.5	0.7	μΑ
1	Low-power mode 4	$f_{DCO} = f_{MCLK} = f_{SMCLK} = 0MHz,$ $f_{ACLK} = 0 Hz,$	25°C	2.2 V		0.1	0.5	μΑ
ILPM4	(LPM4) current, see Note 5	CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1	85°C	2.2 V		0.8	1.5	μΑ


NOTES: 1. All inputs are tied to 0 V or  $V_{CC}$ . Outputs do not source or sink any current.

- 2. The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF.
- Current for brownout and WDT clocked by SMCLK included.
- 4. Current for brownout and WDT clocked by ACLK included.
- 5. Current for brownout included.

typical characteristics - LPM3 current



# typical characteristics - LPM4 current



# PRODUCT PREVIEW

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

### Schmitt-trigger inputs - Ports Px

	PARAMETER	TEST CONDITIONS	v <sub>cc</sub>	MIN	TYP	MAX	UNIT
V	Positive-going input threshold			0.45		0.75	$V_{CC}$
$V_{ T+}$	voltage		3 V	1.35		2.25	V
,,	Negative-going input threshold			0.25		0.55	Vcc
$V_{IT_{-}}$	voltage		3 V	0.75		1.65	V
V <sub>hys</sub>	Input voltage hysteresis ( $V_{IT+}$ - $V_{IT-}$ )		3 V	0.3		1.0	V
R <sub>Pull</sub>	Pull-up/pull-down resistor	For pullup: $V_{ N} = V_{SS}$ ; For pulldown: $V_{ N} = V_{CC}$	3V	20	35	50	kΩ
C <sub>I</sub>	Input Capacitance	$V_{IN} = V_{SS}$ or $V_{CC}$			5		pF

NOTES: 1. An external signal sets the interrupt flag every time the minimum interrupt puls width t<sub>(int)</sub> is met. It may be set even with trigger signals shorter than t<sub>(int)</sub>.

### leakage current - Ports Px

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
I <sub>lkg(Px.x)</sub>	High-impedance leakage current	see Notes 1 and 2	3 V			±50	nA

NOTES: 1. The leakage current is measured with VSS or VCC applied to the corresponding pin(s), unless otherwise noted.

2. The leakage of the digital port pins is measured individually. The port pin is selected for input and the pull-up/pull-down resistor is disabled.

# outputs - Ports Px

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	(OHmax) = -6 mA (see Notes 2)	2.2 V		V <sub>CC</sub> -0.3		V
V <sub>OL</sub>	Low-level output voltage	I <sub>(OLmax)</sub> = 6 mA (see Notes 2)	2.2 V		V <sub>SS</sub> +0.3		V

NOTES: 1. The maximum total current, IOHmax and IOLmax, for all outputs combined, should not exceed ±12 mA to hold the maximum voltage drop specified.

The maximum total current, |OHmax and |OLmax, for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.

### output frequency - Ports Px


	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
f <sub>Px.y</sub>	Port output frequency (with load)	Px.y, C <sub>L</sub> = 20 pF, R <sub>L</sub> = 1 kOhm (see Note 1 and 2)	3 V		12		MHz
f <sub>Port_CLK</sub>	Clock output frequency	Px.y, C <sub>L</sub> = 20 pF (see Note 2)	3 V		16		MHz

NOTES: 1. A resistive divider with 2 times 0.5 k $\Omega$  between V<sub>CC</sub> and V<sub>SS</sub> is used as load. The output is connected to the center tap of the divider,


2. The output voltage reaches at least 10% and 90% V<sub>CC</sub> at the specified toggle frequency.

typical characteristics - outputs


# TYPICAL LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE




TYPICAL LOW-LEVEL OUTPUT CURRENT vs
LOW-LEVEL OUTPUT VOLTAGE



# TYPICAL HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE



TYPICAL HIGH-LEVEL OUTPUT CURRENT vs



NOTE: One output loaded at a time.



# POR/brownout reset (BOR) (see Notes 1 and 2)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN TYP	MAX	UNIT
V <sub>CC (start)</sub>	(see Figure 8)	dV <sub>CC</sub> /dt ≤ 3 V/s		0.7 × V <sub>(E</sub>	3_IT-)	V
V <sub>(B_IT-)</sub>	(see Figure 8 through Figure 10)	dV <sub>CC</sub> /dt ≤ 3 V/s		1.35	5	V
V <sub>hys (B_IT-)</sub>	(see Figure 8)	dV <sub>CC</sub> /dt ≤ 3 V/s		140	l	mV
t <sub>d(BOR)</sub>	(see Figure 8)				2000	μS
	Pulse length needed at RST/NMI pin		2.2 V/3 V	2		0
t(reset)	to accepted reset internally		2.2 V/3 V	2		μS

- NOTES: 1. The current consumption of the brownout module is already included in the  $I_{CC}$  current consumption data. The voltage level  $V_{(B\_|T\_)} + V_{hys(B\_|T\_)}$  is  $\leq 1.8V$ .
  - During power up, the CPU begins code execution following a period of t<sub>d(BOR)</sub> after V<sub>CC</sub> = V<sub>(B\_IT-)</sub> + V<sub>hys(B\_IT-)</sub>. The default DCO settings must not be changed until V<sub>CC</sub> ≥ V<sub>CC(min)</sub>, where V<sub>CC(min)</sub> is the minimum supply voltage for the desired operating frequency.




Figure 8. POR/Brownout Reset (BOR) vs Supply Voltage

typical characteristics - POR/brownout reset (BOR)




Figure 9.  $V_{CC(drop)}$  Level With a Square Voltage Drop to Generate a POR/Brownout Signal




Figure 10. V<sub>CC(drop)</sub> Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal

### main DCO characteristics

- All ranges selected by RSELx overlap with RSELx + 1: RSELx = 0 overlaps RSELx = 1, ... RSELx = 14 overlaps RSELx = 15.
- DCO control bits DCOx have a step size as defined by parameter S<sub>DCO</sub>.
- Modulation control bits MODx select how often f<sub>DCO(RSEL,DCO+1)</sub> is used within the period of 32 DCOCLK cycles. The frequency f<sub>DCO(RSEL,DCO)</sub> is used for the remaining cycles. The frequency is an average equal to:

$$f_{\textit{average}} = \frac{32 \times f_{\textit{DCO(RSEL,DCO)}} \times f_{\textit{DCO(RSEL,DCO+1)}}}{MOD \times f_{\textit{DCO(RSEL,DCO)}} + (32 - MOD) \times f_{\textit{DCO(RSEL,DCO+1)}}}$$

# DCO frequency

	PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	UNIT
		RSELx < 14		1.8		3.6	V
Vcc	Supply voltage range	RSELx = 14		2.2		3.6	V
		RSELx = 15		3.0		3.6	V
f <sub>DCO(0,0)</sub>	DCO frequency (0, 0)	RSELx = 0, $DCOx = 0$ , $MODx = 0$	3 V	0.06		0.14	MHz
f <sub>DCO (0,3)</sub>	DCO frequency (0, 3)	RSELx = 0, DCOx = 3, MODx = 0	3 V		0.12		MHz
f <sub>DCO(1,3)</sub>	DCO frequency (1, 3)	RSELx = 1, DCOx = 3, MODx = 0	3 V		0.15		MHz
f <sub>DCO(2,3)</sub>	DCO frequency (2, 3)	RSELx = 2, DCOx = 3, MODx = 0	3 V		0.21		MHz
f <sub>DCO(3,3)</sub>	DCO frequency (3, 3)	RSELx = 3, DCOx = 3, MODx = 0	3 V		0.30		MHz
f <sub>DCO(4,3)</sub>	DCO frequency (4, 3)	RSELx = 4, DCOx = 3, MODx = 0	3 V		0.41		MHz
f <sub>DCO(5,3)</sub>	DCO frequency (5, 3)	RSELx = 5, DCOx = 3, MODx = 0	3 V		0.58		MHz
f <sub>DCO(6,3)</sub>	DCO frequency (6, 3)	RSELx = 6, DCOx = 3, MODx = 0	3 V		0.80		MHz
f <sub>DCO(7,3)</sub>	DCO frequency (7, 3)	RSELx = 7, DCOx = 3, MODx = 0	3 V	0.80		1.50	MHz
f <sub>DCO(8,3)</sub>	DCO frequency (8, 3)	RSELx = 8, DCOx = 3, MODx = 0	3 V		1.60		MHz
f <sub>DCO(9,3)</sub>	DCO frequency (9, 3)	RSELx = 9, DCOx = 3, MODx = 0	3 V		2.30		MHz
f <sub>DCO(10,3)</sub>	DCO frequency (10, 3)	RSELx = 10, DCOx = 3, MODx = 0	3 V		3.40		MHz
f <sub>DCO(11,3)</sub>	DCO frequency (11, 3)	RSELx = 11, DCOx = 3, MODx = 0	3 V		4.25		MHz
f <sub>DCO(12,3)</sub>	DCO frequency (12, 3)	RSELx = 12, DCOx = 3, MODx = 0	3 V	4.30		7.30	MHz
f <sub>DCO(13,3)</sub>	DCO frequency (13, 3)	RSELx = 13, DCOx = 3, MODx = 0	3 V		7.8		MHz
f <sub>DCO(14,3)</sub>	DCO frequency (14, 3)	RSELx = 14, DCOx = 3, MODx = 0	3 V	8.60		13.9	MHz
f <sub>DCO(15,3)</sub>	DCO frequency (15, 3)	RSELx = 15, DCOx = 3, MODx = 0	3 V		15.25		MHz
f <sub>DCO(15,7)</sub>	DCO frequency (15, 7)	RSELx = 15, DCOx = 7, MODx = 0	3 V		21.00		MHz
S <sub>RSEL</sub>	Frequency step between range RSEL and RSEL+1	S <sub>RSEL</sub> = f <sub>DCO(RSEL+1,DCO)</sub> /f <sub>DCO(RSEL,DCO)</sub>	3 V		1.35	•	rotic
S <sub>DCO</sub>	Frequency step between tap DCO and DCO+1	S <sub>DCO</sub> = f <sub>DCO(RSEL,DCO+1)</sub> /f <sub>DCO(RSEL,DCO)</sub>	3 V		1.08		ratio
Duty Cycle		Measured at SMCLK output	3 V		50		%



# calibrated DCO frequencies - tolerance

PARAMETER	TEST CONDITIONS	T <sub>A</sub>	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
1 MHz tolerance over temperature	BCSCTL1= CALBC1_1MHz DCOCTL = CALDCO_1MHz calibrated at 30°C and 3.0V	0 - 85°C	3.0 V	-3	±2	+3	%
1 MHz tolerance over V <sub>CC</sub>	BCSCTL1= CALBC1_1MHz DCOCTL = CALDCO_1MHz calibrated at 30°C and 3.0V	30°C	1.8 V - 3.6 V	-3	±2	+3	%
1 MHz tolerance overall	BCSCTL1= CALBC1_1MHz DCOCTL = CALDCO_1MHz calibrated at 30°C and 3.0V	-40 - 85°C	1.8 V - 3.6 V	-6	±3	+6	%

# wake-up from lower power modes (LPM3/4)

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP MAX	UNIT
t <sub>DCO,LPM3/4</sub>	DCO clock wake-up time from LPM3/4 (see Note 1)	BCSCTL1= CALBC1_1MHz DCOCTL = CALDCO_1MHz	3 V	1	μS
t <sub>CPU,LPM3/4</sub>	CPU wake-up time from LPM3/4 (see Note 2)			1/f <sub>MCLK</sub> + t <sub>Clock,</sub> LPM3/4	

NOTES: 1. The DCO clock wake-up time is measured from the edge of an external wake-up signal (e.g. port interrupt) to the first clock edge observable externally on a clock pin (MCLK or SMCLK).

2. Parameter applicable only if DCOCLK is used for MCLK.

# typical characteristics - DCO clock wake-up time from LPM3/4




Figure 11. DCO wake-up time from LPM3 vs DCO frequency

# crystal oscillator, LFXT1, low frequency modes (see Note 4)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT	
f <sub>LFXT1,LF</sub>	LFXT1 oscillator crystal frequency, LF mode 0, 1	XTS = 0, LFXT1Sx = 0 or 1	1.8 V to 3.6 V		32768		Hz	
fLFXT1,LF,logic	LFXT1 oscillator logic level square wave input frequency, LF mode	XTS = 0, XCAPx = 0, LFXT1Sx = 3	1.8 V to 3.6 V	10000	32768	50,000	Hz	
	Oscillation allowance for	XTS = 0, LFXT1Sx = 0, f <sub>LFXT1,LF</sub> = 32,768 kHz, C <sub>L,eff</sub> = 6 pF			500		10	
OA <sub>LF</sub>	LF crystals	$\begin{split} XTS &= 0, \ LFXT1Sx = 0, \\ f_{LFXT1,LF} &= 32,768 \ kHz, \\ C_{L,eff} &= 12 \ pF \end{split}$			200		kΩ	
		XTS = 0, XCAPx = 0			1			
	Integrated effective load capacitance, LF mode	XTS = 0, XCAPx = 1			5.5			
$C_{L,eff}$	(see Note 1)	XTS = 0, XCAPx = 2			8.5		pF	
	,	XTS = 0, XCAPx = 3			11			
Duty cycle	LF mode	XTS = 0, Measured at P2.0/ACLK, f <sub>LFXT1,LF</sub> = 32,768Hz	2.2 V	30	50	70	%	
f <sub>Fault,L</sub> F	Oscillator fault frequency, LF mode (see Note 3)	XTS = 0, XCAPx = 0. LFXT1Sx = 3 (see Note 2)	2.2 V	10		10000	Hz	

NOTES: 1. Includes parasitic bond and package capacitance (approximately 2 pF per pin).

Since the PCB adds additional capacitance it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup the effective load capacitance should always match the specification of the used crystal.

- 2. Measured with logic level input frequency but also applies to operation with crystals.
- 3. Frequencies below the MIN specification set the fault flag, frequencies above the MAX specification do not set the fault flag, and frequencies in between might set the flag.
- 4. To improve EMI on the LFXT1 oscillator the following guidelines should be observed.
  - Keep the trace between the device and the crystal as short as possible.
  - Design a good ground plane around the oscillator pins.
  - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
  - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
  - Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
  - If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
  - Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.

## internal very low power, low frequency oscillator (VLO)

	PARAMETER	TEST CONDITIONS	TΔ	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
$f_{VLO}$	VLO frequency		-40 – 85°C	3.0 V	4	12	20	kHz
df <sub>VLO</sub> /dT	VLO frequency temperature drift		-40 – 85°C	3.0 V		0.5		%/°C
df <sub>VLO</sub> /dV <sub>CC</sub>	VLO frequency supply voltage drift		25°C	1.8 V - 3.6 V		4		%/V



# PRODUCT PREVIEW

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

# Timer\_A

PARAMETER		PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT
f <sub>TA</sub>	Timer_A clock frequency	Internal: SMCLK, ACLK; External: TACLK, INCLK; Duty Cycle = 50% ±10%			f <sub>SYSTEM</sub>		MHz
t <sub>TA,cap</sub>	Timer_A, capture timing	TAO, TA1	3.0 V	20			ns


# Comparator\_A+ (MSP430G2x11 only)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP N	IAX	UNIT
I <sub>(DD)</sub>		CAON=1, CARSEL=0, CAREF=0	2.2 V		25		μΑ
(Refladder/Ref	(Diode)	CAON=1, CARSEL=0, CAREF=1/2/3, no load at CA0 and CA1	2.2 V		30		μΑ
V <sub>(IC)</sub>	Common-mode input voltage	CAON=1	2.2 V	0	V	<sub>CC</sub> -1	V
V <sub>(Ref025)</sub>	Voltage @ 0.25 V <sub>CC</sub> node V <sub>CC</sub>	PCA0=1, CARSEL=1, CAREF=1, no load at CA0 and CA1	2.2 V		0.24		
V <sub>(Ref050)</sub>	Voltage @ 0.5V <sub>CC</sub> node	PCA0=1, CARSEL=1, CAREF=2, no load at CA0 and CA1	2.2 V		0.48		
V <sub>(RefVT)</sub>	(see Figure 12 and Figure 13)	PCA0=1, CARSEL=1, CAREF=3, no load at CA0 and CA1, T <sub>A</sub> = 85°C	2.2 V		480		mV
V <sub>(offset)</sub>	Offset voltage	See Note 2	2.2 V		±10		mV
V <sub>hys</sub>	Input hysteresis	CAON=1	2.2 V		0.7		mV
	Response time	T <sub>A</sub> = 25°C, Overdrive 10 mV, Without filter: CAF=0	2.2 V		165		ns
t(response)	(low-high and high-low)	T <sub>A</sub> = 25°C, Overdrive 10 mV, With filter: CAF=1	2.2 V		1.9		μS

NOTES: 1. The leakage current for the Comparator\_A+ terminals is identical to  $I_{lkg(Px,x)}$  specification.

<sup>2.</sup> The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator\_A+ inputs on successive measurements. The two successive measurements are then summed together.

typical characteristics - Comparator\_A+



650  $V_{CC}$  = 2.2 V600 V(REFVT) - Reference Volts -mV Typical 550 500 450 400 -45 -25 35 55 75 95 115 15 T<sub>A</sub> - Free-Air Temperature - °C

Figure 12.  $V_{(RefVT)}$  vs Temperature,  $V_{CC} = 3 V$ 

Figure 13.  $V_{(RefVT)}$  vs Temperature,  $V_{CC}$  = 2.2 V




Figure 14. Short Resistance vs V<sub>IN</sub>/V<sub>CC</sub>

# flash memory

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
V <sub>CC(PGM/</sub> ERASE)	Program and Erase supply voltage			2.2		3.6	V
f <sub>FTG</sub>	Flash Timing Generator frequency			257		476	kHz
  PGM	Supply current from V <sub>CC</sub> during program		2.2 V/3.6 V		1	5	mA
ERASE	Supply current from V <sub>CC</sub> during erase		2.2 V/3.6 V		1	7	mA
t <sub>CPT</sub>	Cumulative program time (see Note 1)		2.2 V/3.6 V			10	ms
t <sub>CMErase</sub>	Cumulative mass erase time		2.2 V/3.6 V	20			ms
	Program/Erase endurance			10 <sup>4</sup>	10 <sup>5</sup>		cycles
t <sub>Retention</sub>	Data retention duration	T <sub>J</sub> = 25°C		100			years
t <sub>Word</sub>	Word or byte program time				30		
t <sub>Block, 0</sub>	Block program time for 1st byte or word	1			25		
t <sub>Block, 1-63</sub>	Block program time for each additional byte or word	]			18		
t <sub>Block,</sub> End	Block program end-sequence wait time	see Note 2			6		t <sub>FTG</sub>
t <sub>Mass Erase</sub>	Mass erase time	]			10593		
t <sub>Seg Erase</sub>	Segment erase time				4819		

- NOTES: 1. The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.
  - 2. These values are hardwired into the Flash Controller's state machine ( $t_{FTG} = 1/f_{FTG}$ ).

# **RAM**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>(RAMI</sub>	n) RAM retention supply voltage (see Note 1)	CPU halted	1.6			V

NOTE 1: This parameter defines the minimum supply voltage V<sub>CC</sub> when the data in RAM remains unchanged. No program execution should happen during this supply voltage condition.



# PRODUCT PREVIEW

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

# JTAG and Spy-Bi-Wire interface

	PARAMETER	TEST CONDITIONS	v <sub>cc</sub>	MIN	TYP	МАХ	UNIT
f <sub>SBW</sub>	Spy-Bi-Wire input frequency		2.2 V / 3 V	0		20	MHz
t <sub>SBW,Low</sub>	Spy-Bi-Wire low clock pulse length		2.2 V / 3 V	0.025		15	us
t <sub>SBW,En</sub>	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge, see Note 1)		2.2 V/ 3 V			1	us
t <sub>SBW,Ret</sub>	Spy-Bi-Wire return to normal operation time		2.2 V/ 3 V	15		100	us
	TOIC and formation A limit ITAC (see Note C)		2.2 V	0		5	MHz
f <sub>TCK</sub>	TCK input frequency – 4-wire JTAG (see Note 2)		3 V	0		10	MHz
R <sub>Internal</sub>	Internal pull-down resistance on TEST		2.2 V/ 3 V	25	60	90	kΩ

NOTES: 1. Tools accessing the Spy-Bi-Wire interface need to wait for the maximum t<sub>SBW,En</sub> time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.

2. f<sub>TCK</sub> may be restricted to meet the timing requirements of the module selected.


# JTAG fuse (see Note 1)

	PARAMETER	TEST CONDITIONS	v <sub>cc</sub>	MIN	TYP	MAX	UNIT
V <sub>CC(FB)</sub>	Supply voltage during fuse-blow condition	T <sub>A</sub> = 25°C		2.5			٧
V <sub>FB</sub>	Voltage level on TEST for fuse-blow			6		7	V
I <sub>FB</sub>	Supply current into TEST during fuse blow					100	mA
t <sub>FB</sub>	Time to blow fuse					1	ms

NOTES: 1. Once the fuse is blown, no further access to the JTAG/Test, Spy-Bi-Wire, and emulation feature is possible and JTAG is switched to bypass mode.

# **APPLICATION INFORMATION**


Port P1 pin schematic: P1.0 to P1.3, input/output with Schmitt trigger - MSP430G2x10



Port P1 (P1.0 to P1.3) pin functions - MSP430G2x10

PIN NAME (P1.X)			CONTROL BITS / SIGNALS			
	X	FUNCTION	P1DIR.x	P1SEL.x		
P1.0/	0	P1.x (I/O)	l: 0; O: 1	0		
TA0CLK/		TA0.TACLK	0	1		
ACLK		ACLK	1	1		
P1.1/	1	P1.x (I/O)	l: 0; O: 1	0		
TA0.0		TA0.0	1	1		
		TA0.CCI0A	0	1		
P1.2/	2	P1.x (I/O)	l: 0; O: 1	0		
TA0.1		TA0.1	1	1		
		TA0.CCI1A	0	1		
P1.3/	3	P1.x (I/O)	l: 0; O: 1	0		

# Port P1 pin schematic: P1.4 to P1.7, input/output with Schmitt trigger - MSP430G2x10




Port P1 (P1.4 to P1.7) pin functions - MSP430G2x10

	x	FUNCTION	CONTROL BITS / SIGNALS					
PIN NAME (P1.X)			P1DIR.x	P1SEL.x	JTAG Mode	CAPD.y		
P1.4/	4	P1.x (I/O)	l: 0; O: 1	0	0	0		
SMCLK/		SMCLK	1	1	0	0		
TCK		TCK	х	Х	1	0		
P1.5/	5	P1.x (I/O)	l: 0; O: 1	0	0	0		
TA0.0/		TA0.0	1	1	0	0		
TMS		TMS	Х	Х	1	0		
P1.6/	6	P1.x (I/O)	l: 0; O: 1	0	0	0		
TA0.1/		TA0.1	1	1	0	0		
TDI/TCLK		TDI/TCLK	Х	Х	1	0		
P1.7/	7	P1.x (I/O)	l: 0; O: 1	0	0	0		
TDO/TDI		TDO/TDI	х	х	1	0		



# Port P1 pin schematic: P1.0 to P1.3, input/output with Schmitt trigger - MSP430G2x11



# MSP430G2x01, MSP430G2x11 MIXED SIGNAL MICROCONTROLLER


SLAS695 - FEBRUARY 2010

# Port P1 (P1.0 to P1.3) pin functions - MSP430G2x11

DIN NAME (D1 V)	T.,		CONT	CONTROL BITS / SIGNALS				
PIN NAME (P1.X)	X	FUNCTION	P1DIR.x	P1SEL.x	CAPD.y			
P1.0/	0	P1.x (I/O)	l: 0; O: 1	0	0			
TA0CLK/		TA0.TACLK	0	1	0			
ACLK/		ACLK	1	1	0			
CA0		CA0	х	х	1 (y = 0)			
P1.1/	1	P1.x (I/O)	l: 0; O: 1	0	0			
TA0.0/		TA0.0	1	1	0			
		TA0.CCI0A	0	1	0			
CA1		CA1	х	х	1 (y = 1)			
P1.2/	2	P1.x (I/O)	l: 0; O: 1	0	0			
TA0.1/		TA0.1	1	1	0			
		TA0.CCI1A	0	1	0			
CA2		CA2	х	х	1 (y = 2)			
P1.3/	3	P1.x (I/O)	l: 0; O: 1	0	0			
CAOUT/		CAOUT	1	1	0			
CA3		CA3	х	х	1 (y = 3)			



# Port P1 pin schematic: P1.4 to P1.7, input/output with Schmitt trigger - MSP430G2x11



# MSP430G2x01, MSP430G2x11 MIXED SIGNAL MICROCONTROLLER


SLAS695 - FEBRUARY 2010

# Port P1 (P1.4 to P1.7) pin functions - MSP430G2x11

		FUNCTION	(	CONTROL BITS / SIGNALS					
PIN NAME (P1.X)	х		P1DIR.x	P1SEL.x	JTAG Mode	CAPD.y			
P1.4/	4	P1.x (I/O)	l: 0; O: 1	0	0	0			
SMCLK/		SMCLK	1	1	0	0			
CA4/		CA4	Х	Х	0	1 (y = 4)			
TCK		тск	Х	Х	1	0			
P1.5/	5	P1.x (I/O)	l: 0; O: 1	0	0	0			
TA0.0/		TA0.0	1	1	0	0			
CA5/		CA5	Х	Х	0	1 (y = 5)			
TMS		TMS	Х	Х	1	0			
P1.6/	6	P1.x (I/O)	l: 0; O: 1	0	0	0			
TA0.1/		TA0.1	1	1	0	0			
CA6/		CA6	Х	Х	0	1 (y = 6)			
TDI/TCLK		TDI/TCLK	Х	Х	1	0			
P1.7/	7	P1.x (I/O)	l: 0; O: 1	0	0	0			
CAOUT/		CAOUT	1	1	0	0			
CA7/		CA7	Х	Х	0	1 (y = 7)			
TDO/TDI		TDO/TDI	Х	Х	1	0			




# Port P2 pin schematic: P2.6, input/output with Schmitt trigger - MSP430G2x10 and MSP430G2x11



# Port P2 (P2.6) pin functions - MSP430G2x10 and MSP430G2x11

DIN NAME (DO V)	\ ,	FUNCTION	CONTROL BITS / SIGNALS			
PIN NAME (P2.X)	X	FUNCTION	P2DIR.x	P2SEL.6	PSEL2.7	
XIN	6	XIN	0	1	1	
P2.6		P2.x (I/O)	l: 0; O: 1	0	Х	
TA0.1		Timer0_A3.TA1	1	1	Х	

# Port P2 pin schematic: P2.7, input/output with Schmitt trigger - MSP430G2x10 and MSP430G2x11



Port P2 (P2.7) pin functions - MSP430G2x10 and MSP430G2x11

			CONTROL BITS / SIGNALS			
PIN NAME (P2.X)	х	FUNCTION	P2DIR.x	P2SEL.6 P2SEL.7	P2SEL.7	
XOUT	7	хоит	1	1	1	
P2.7		P2.x (I/O)	l: 0; O: 1	0	Х	



## PACKAGE OPTION ADDENDUM

www.ti.com 3-Mar-2010

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
MSP430G2001IN14	PREVIEW	PDIP	N	14	25	TBD	Call TI	Call TI
MSP430G2001IPW14R	PREVIEW	TSSOP	PW	14	2000	TBD	Call TI	Call TI
MSP430G2001IRSA16	PREVIEW	QFN	RSA	16	250	TBD	Call TI	Call TI
MSP430G2101IN14	PREVIEW	PDIP	N	14	25	TBD	Call TI	Call TI
MSP430G2101IPW14	PREVIEW	TSSOP	PW	14	90	TBD	Call TI	Call TI
MSP430G2101IRSA16	PREVIEW	QFN	RSA	16	250	TBD	Call TI	Call TI
MSP430G2111IN14	PREVIEW	PDIP	N	14	25	TBD	Call TI	Call TI
MSP430G2111IPW14	PREVIEW	TSSOP	PW	14	90	TBD	Call TI	Call TI
MSP430G2111IRSA16	PREVIEW	QFN	RSA	16	250	TBD	Call TI	Call TI
MSP430G2201IN14	PREVIEW	PDIP	N	14	25	TBD	Call TI	Call TI
MSP430G2201IPW14	PREVIEW	TSSOP	PW	14	90	TBD	Call TI	Call TI
MSP430G2201IRSA16	PREVIEW	QFN	RSA	16	250	TBD	Call TI	Call TI
MSP430G2211IPW14R	PREVIEW	TSSOP	PW	14	2000	TBD	Call TI	Call TI
MSP430G2211IRSA16R	PREVIEW	QFN	RSA	16	3000	TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PLASTIC QUAD FLATPACK RSA (S-PQFP-N16) 4,15 3,85 PIN 1 INDEX AREA TOP AND BOTTOM 1,00 0,80 0,20 REF. SEATING PLANE $\frac{0.05}{0.00}$ 0,08 0,65 $16X \frac{0,50}{0,30}$ 16 13 EXPOSED THERMAL PAD

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.



⊕ Ø 0,10 M

4205141/B 11/04

# PW (R-PDSO-G\*\*)

# 14 PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps