




Vishay Siliconix

# N-Channel 80 V (D-S) MOSFET

PRODU	CT SUMMARY		
V <sub>DS</sub> (V)	$R_{DS(on)}(\Omega)$	I <sub>D</sub> (A) <sup>a</sup>	Q <sub>g</sub> (Typ.)
	0.0059 at V <sub>GS</sub> = 10 V	60	
80	0.0067 at V <sub>GS</sub> = 7.5 V	60	23 nC
	0.0085 at V <sub>GS</sub> = 4.5 V	60	

#### PowerPAK® SO-8



Ordering Information: SiR880DP-T1-GE3 (Lead (Pb)-free and Halogen-free)


#### **FEATURES**

- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET® Power MOSFET
- 100 % R<sub>g</sub> Tested
- 100 % UIS Tested
- Compliant to RoHS Directive 2002/95/EC

## ROHS COMPLIANT HALOGEN FREE

#### **APPLICATIONS**

- Fixed Telecom
- POL
- DC/DC Converter
- Primary Side Switch



N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS	T <sub>A</sub> = 25 °C, unle	ss otherwise no	oted		
Parameter		Symbol	Limit	Unit	
Drain-Source Voltage		V <sub>DS</sub>	80	V	
Gate-Source Voltage	V <sub>GS</sub>	± 20	V		
	T <sub>C</sub> = 25 °C		60 <sup>a</sup>		
Continuous Drain Current (T <sub>.1</sub> = 150 °C)	T <sub>C</sub> = 70 °C	l <sub>-</sub> [	60 <sup>a</sup>		
Continuous Diam Current (1) = 130 °C)	T <sub>A</sub> = 25 °C	l <sub>D</sub>	23 <sup>b, c</sup>		
	T <sub>A</sub> = 70 °C	Ι Γ	18.4 <sup>b, c</sup>	Α	
Pulsed Drain Current		I <sub>DM</sub>	100	^	
Continuous Source-Drain Diode Current	T <sub>C</sub> = 25 °C	I <sub>S</sub>	60 <sup>a</sup>		
Continuous Source-Drain Diode Guirent	T <sub>A</sub> = 25 °C	'S	5.6 <sup>b, c</sup>		
Single Pulse Avalanche Current	L = 0.1 mH	I <sub>AS</sub>	35		
Single Pulse Avalanche Energy		E <sub>AS</sub>	61	mJ	
	$T_C = 25 ^{\circ}C$		104		
Maximum Power Dissipation	T <sub>C</sub> = 70 °C	P <sub>D</sub>	66.6	W	
Maximum rower Dissipation	T <sub>A</sub> = 25 °C	, n	6.25 <sup>b, c</sup>	VV	
	T <sub>A</sub> = 70 °C		4.0 <sup>b, c</sup>		
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150	°C	
Soldering Recommendations (Peak Temperature) <sup>d, e</sup>			260		

THERMAL RESISTANCE RATINGS						
Parameter	Symbol	Typical	Maximum	Unit		
Maximum Junction-to-Ambient <sup>b, f</sup>	t ≤ 10 s	R <sub>thJA</sub>	15	20	°C/W	
Maximum Junction-to-Case (Drain)	Steady State	R <sub>thJC</sub>	0.9	1.2	]	

#### Notes:

- a. Package limited.
- b. Surface Mounted on 1" x 1" FR4 board.
- c. t = 10 s
- d. See Solder Profile (<a href="www.vishay.com/ppg?73257">www.vishay.com/ppg?73257</a>). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under Steady State conditions is 54 °C/W.

## SiR880DP

# Vishay Siliconix



Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static					1	l	
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	80			V	
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	J 050 vA		36		mV/°C	
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I <sub>D</sub> = 250 μA		- 5.8			
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.2		2.8	V	
Gate-Source Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V			1	μΑ	
		V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C			10		
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	30			Α	
	(* /	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A		0.0049	0.0059	Ω	
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = 7.5 V, I <sub>D</sub> = 20 A		0.0054	0.0067		
2.a coards on clate Hookarise	D3(011)	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 15 A		0.0070	0.0085		
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 20 A		64		S	
Dynamic <sup>b</sup>	1.5	20 2		<u> </u>			
Input Capacitance	C <sub>iss</sub>			2440			
Output Capacitance	C <sub>oss</sub>	$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		1525		pF	
Reverse Transfer Capacitance	C <sub>rss</sub>	103 10 1, 103 0 1, 1 11111		100			
Tieverse Transfer Capacitance	TISS	V <sub>DS</sub> = 40 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A		49	74		
Total Gate Charge	Qg	$V_{DS} = 40 \text{ V}, V_{GS} = 7.5 \text{ V}, I_{D} = 20 \text{ A}$		37.2	56	-	
Total Carlo Carlo		1DS - 40 v, vGS - 7.3 v, ID - 20 A		23	35	nC	
Gate-Source Charge	$Q_{gs}$ $V_{DS} = 40 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 20 \text{ A}$			7.6			
Gate-Drain Charge	Q <sub>gd</sub>	D3 - 7 G3 - 7 D -		9.2			
Gate Resistance	R <sub>g</sub>	f = 1 MHz	0.4	2.1	4.2	Ω	
Turn-On Delay Time	t <sub>d(on)</sub>			12	24		
Rise Time	t <sub>r</sub>	$V_{DD} = 40 \text{ V}, R_{I} = 2 \Omega$		10	20	- - -	
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 20 \text{ A}, V_{GEN} = 10 \text{ V}, R_q = 1 \Omega$		38	70		
Fall Time	t <sub>f</sub>			11	22		
Turn-On Delay Time	td(on)			30	55	ns	
Rise Time	t <sub>r</sub>	$V_{DD} = 40 \text{ V}, R_{L} = 2 \Omega$		26	50	†	
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 20 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		40	75		
Fall Time	t <sub>f</sub>	<del></del>		12	24	-	
Drain-Source Body Diode Characteristic				· <b>-</b>		J	
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>C</sub> = 25 °C			60		
Pulse Diode Forward Current <sup>a</sup>	I <sub>SM</sub>	7			100	Α	
Body Diode Voltage	V <sub>SD</sub>	I <sub>S</sub> = 5 A		0.75	1.1	V	
Body Diode Reverse Recovery Time	t <sub>rr</sub>	<u> </u>		56	100	ns	
Body Diode Reverse Recovery Charge $Q_{ri}$				66	120	nC	
Reverse Recovery Fall Time	t <sub>a</sub>	$I_F = 20 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$		23	1.20	<del>                                     </del>	
Reverse Recovery Rise Time	t <sub>b</sub>			33	-	ns	

#### Notes:


- a. Pulse test; pulse width  $\leq$  300  $\mu s,$  duty cycle  $\leq$  2 %.
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




# Vishay Siliconix

### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




V<sub>DS</sub> - Drain-to-Source Voltage (V)


Output Characteristics




V<sub>GS</sub> - Gate-to-Source Voltage (V) **Transfer Characteristics** 




On-Resistance vs. Drain Current and Gate Voltage



Capacitance






On-Resistance vs. Junction Temperature

# SiR880DP


# Vishay Siliconix

# VISHAY.


## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage





Single Pulse Power, Junction-to-Ambient




\*  $V_{GS}$  > minimum  $V_{GS}$  at which  $R_{DS(on)}$  isspecified

Safe Operating Area, Junction-to-Ambient





Vishay Siliconix

### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



#### **Current Derating\***





Power, Junction-to-Ambient


<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

## SiR880DP


## Vishay Siliconix



### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



#### Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?65702">www.vishay.com/ppg?65702</a>.



Vishay

## **Disclaimer**

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com