# 400 mA, Dual Rail Ultra Low Dropout Linear Regulator

The NCP4671 is a CMOS Dual Supply Rail Linear Regulator designed to provide very low output voltages. The Dual Rail architecture which separates the power for the LDO control circuitry (provided via the Vbias pin) from the main power path (Vin) offers ultra-low dropout performance, allowing the device to operate from input voltages down to 0.9 V and to generate a fixed high accuracy output voltage as low as 0.6 V.

The NCP4671 offers excellent transient response with very low quiescent currents. The family is available in a variety of packages: SC-70, SOT23 and a small, ultra thin  $1.2 \times 1.2 \times 0.4$ mm XDFN.

### Features

- Bias Supply Voltage Range : 2.4 V to 5.25 V ( $V_{OUT} < 0.8$  V) Set  $V_{OUT} + 1.6$  V to 5.25 V ( $V_{OUT} \ge 0.8$  V)
- Power Input Voltage Range : 0.9 V to  $V_{BIAS}$  ( $V_{OUT} < 0.8$  V) Set  $V_{OUT} + 0.1$  V to  $V_{BIAS}$  ( $V_{OUT} \ge 0.8$  V)
- Output Voltage Range: 0.6 to 1.5 V (available at 0.1 steps)
- Very Low Dropout: 180 mV Typ. at 400 mA
- Quiescent Current: 28 µA
- Standby Current: 0.1 µA
- $\pm 15 \text{ mV}$  Output Voltage Accuracy (T<sub>A</sub> =  $25^{\circ}$ C)
- High PSRR: 80 dB at 1 kHz (Ripple at VIN) 50 dB at 1 kHz (Ripple at VBIAS)
- Current Fold Back Protection Typ. 120 mA
- Available in XDFN, SC-70, SOT23 Package
- These are Pb-Free Devices

## **Typical Applications**

- Battery Powered Equipments
- Portable Communication Equipments
- Cameras, VCRs and Camcorders





Figure 1. Typical Application Schematic



SOT-23-5 CASE 1212

γ

XX, XXX = Specific Device Code M. MM = Date Code

- A = Assembly Location
  - = Year
- W = Work Week
- = Pb-Free Package

(Note: Microdot may be in either location)

## ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 6 of this data sheet.




Figure 2. Simplified Schematic Block Diagram

#### **PIN FUNCTION DESCRIPTION**

Pin No. XDFN	Pin No. SC-70	Pin No. SOT23	Pin Name	Description	
1	1	4	VBIAS	Input Pin 1	
2	2	2	GND	Ground Pin	
3	5	3	CE	Chip Enable Pin ("H" Active)	
4	4	1	VIN	Input Pin 2	
5	-	-	NC	Not connected	
6	3	5	VOUT	Output Pin	

#### **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Bias Supply Input Voltage (Note 1)	V <sub>BIAS</sub>	6.0	V
Power Supply Input Voltage (for Driver) (Note 1)	V <sub>IN</sub>	-0.3 to VBIAS + 0.3	V
Output Voltage	Vout	-0.3 to VIN + 0.3	V
Chip Enable Input	VCE	6.0	V
Output Current	I <sub>OUT</sub>	500	mA
Power Dissipation XDFN	P <sub>D</sub>	400	mW
Power Dissipation SC-70		380	
Power Dissipation SOT23		420	
Maximum Junction Temperature	T <sub>J(MAX)</sub>	150	°C
Storage Temperature	T <sub>STG</sub>	-55 to 125	°C
ESD Capability, Human Body Model (Note 2)	ESD <sub>HBM</sub>	2000	V
ESD Capability, Machine Model (Note 2)	ESD <sub>MM</sub>	200	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Refer to ELÉCTRICAL CHARACTERISTIS and APPLICATION INFORMATION for Safe Operating Area.

This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per AEC–Q100–002 (EIA/JESD22–A114) ESD Machine Model tested per AEC–Q100–003 (EIA/JESD22–A115)

Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

## THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Characteristics, XDFN Thermal Resistance, Junction-to-Air	$R_{\thetaJA}$	250	°C/W
Thermal Characteristics, SOT23 Thermal Resistance, Junction-to-Air		238	°C/W
Thermal Characteristics, SC-70 Thermal Resistance, Junction-to-Air	$R_{\theta JA}$	263	°C/W

#### ELECTRICAL CHARACTERISTICS

 $-40^{\circ}C \leq T_{A} \leq 85^{\circ}C, V_{BIAS} = V_{CE} = 3.6 \text{ V}, V_{IN} = V_{OUT(NOM)} + 0.5 \text{ V}, I_{OUT} = 1 \text{ mA}, C_{BIAS} = C_{IN} = 1.0 \text{ }\mu\text{F}, C_{OUT} = 2.2 \text{ }\mu\text{F}, \text{ unless otherwise noted.}$  Typical values are at  $T_{A} = +25^{\circ}C.$ 

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
Operating Supply Input Voltage	V <sub>OUT</sub> < 0.8 V	VBIAS	2.4		5.25	V
(Note 3)	V <sub>OUT</sub> ≥ 0.8 V		V <sub>OUT</sub> + 1.6		5.25	
Operating Power Input Voltage	V <sub>OUT</sub> < 0.8 V	Vin	0.9		VBIAS	V
(Note 3)	V <sub>OUT</sub> ≥0.8 V		V <sub>OUT</sub> + 0.1		VBIAS	
Output Voltage	TA = +25 °C	Vout	-15		+15	mV
	$TA = -40^{\circ}C \text{ to } +85^{\circ}C$		-20		+20	
Output Voltage Temp. Coefficient	$T_A = -40^{\circ}C$ to $+85^{\circ}C$			±50		ppm/°C
Line Regulation	V <sub>BIAS</sub> = 2.4V to 5.0V	Line <sub>Reg</sub>		0.02	0.10	%/V
	V <sub>IN</sub> = Vout + 0.3 V to 2.4 V			0.02	0.10	
Load Regulation	IOUT = 1 mA to 400 mA	Load <sub>Reg</sub>		30	50	mV
Dropout Voltage	Please refer to f	ollowing deta	iled table.			
Output Current		Ιουτ	400			mA
Short Current Limit	V <sub>OUT</sub> = 0 V	I <sub>SC</sub>		120		mA
Quiescent Current	Iout = 0 mA	lq		28	40	μA
Standby Current	$V_{CE} = 0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$	Istb		0.1	3	μΑ
CE Pin Threshold Voltage	CE Input Voltage "H"	VCEH	0.8			V
	CE Input Voltage "L"	VCEL			0.3	
CE Pull Down Current		IPD		1		μA
VIN Under Voltage Lock Out	I <sub>OUT</sub> = 1 μA	V <sub>IN_UVLO</sub>		V <sub>OUT</sub> + 0.05	V <sub>OUT</sub> + 0.1	V
Power Supply Rejection Ratio	$I_{OUT}$ = 30 mA, f = 1 kHz, V <sub>IN</sub> Ripple 0.2 V <sub>P-P</sub>	PSRR		80		dB
	$I_{OUT}$ = 30 mA, f = 1 kHz, V <sub>BIAS</sub> Ripple 0.2 V <sub>P-P</sub>			50		
Output Noise Voltage	Output Noise Voltage V <sub>OUT</sub> = 0.6 V, I <sub>OUT</sub> = 30 mA, f = 10 Hz to 100 kHz			70		μV <sub>rms</sub>
Low Output Nch Tr. On Resistance	D Version only, $V_{BIAS}$ = 3.6 V, $V_{CE}$ = "L"	R <sub>LOW</sub>		50		Ω


3. If Input Voltage range is between 5.25 V and 5.50 V, the total operational time must be within 500 hrs.

							V <sub>DO</sub> [V] @ I	<sub>OUT</sub> = 300 mA	V <sub>DO</sub> [V] @ I	<sub>OUT</sub> = 400 mA
		V <sub>DO</sub> [V]	@ I <sub>OUT</sub> = 2	200 mA (1	- A = 25°C)		T <sub>A</sub> = 25°C	T <sub>A</sub> = −40°C to +85°C	T <sub>A</sub> = 25°C	T <sub>A</sub> = −40°C to +85°C
V <sub>OUT</sub> / V <sub>BIAS</sub>	2.5 V	3.0 V	3.3 V	3.6 V	4.2 V	5.0 V	3.6 V	3.6 V	3.6 V	3.6 V
0.6 V	0.094	0.093	0.093	0.092	0.092	0.091	0.115	0.180	0.180	0.320
0.7 V	0.094	0.093	0.093	0.092	0.092	0.092	0.120	0.190	0.180	0.320
0.8 V	0.098	0.093	0.093	0.092	0.092	0.092	0.120	0.190	0.180	0.300
0.9 V	0.098	0.094	0.093	0.092	0.092	0.092	0.120	0.190	0.180	0.300
1.0 V		0.094	0.093	0.092	0.092	0.092	0.120	0.190	0.180	0.280
1.2 V		0.098	0.096	0.095	0.095	0.094	0.130	0.200	0.180	0.280
1.3 V	*	0.098	0.096	0.095	0.095	0.095	0.130	0.200	0.180	0.260
1.4 V	1	0.098	0.096	0.095	0.095	0.095	0.130	0.200	0.180	0.260
1.5 V	1	*	0.096	0.095	0.095	0.095	0.130	0.200	0.180	0.260

\*VBIAS voltage must be equal or more than  $V_{OUT(NOM)}$  + 1.6 V

## **APPLICATION INFORMATION**

A typical application circuit for the NCP4671 series is shown in Figure 3. The NCP4671 has two independent inputs, VBIAS pin is used for powering control part of the LDO and its value is equal or higher than value of second input pin VIN where voltage that has to be regulated is connected.



**Figure 3. Typical Application Schematic** 

Dual rail architecture is appropriate when the regulator is connected for example behind a buck DC/DC converter. Bias voltage can be taken from input of the buck DC/DC converter and as input voltage is used output of the buck DC/DC converter as it is shown in Figure 4. Condition that bias voltage must be higher than input voltage can be in this schematic easy fulfilled.




Figure 4. Typical Application Schematic with DC/DC converter

#### Input Decoupling Capacitors (C1 and C2)

A 1  $\mu$ F ceramic input decoupling capacitors should be connected as close as possible to the VIN and VBIAS input

and ground pin of the NCP4671. Higher values and lower ESR of capacitor C1 improves line transient response.

#### **Output Decoupling Capacitor (C3)**

A 2.2  $\mu$ F or larger ceramic output decoupling capacitor is sufficient to achieve stable operation of the IC. If a tantalum capacitor is used, and its ESR is high, loop oscillation may result. The capacitors should be connected as close as possible to the output and ground pins. Larger values and lower ESR improves dynamic parameters.

#### **Enable Operation**

The enable pin CE may be used for turning the regulator on and off. The regulator is switched on when CE pin voltage is above logic high level. The enable pin has an internal pull down current source. If the enable function is not needed connect CE pin to VBIAS.

#### Output Discharger

The D version includes a transistor between VOUT and GND that is used for faster discharging of the output capacitor. This function is activated when the IC goes into disable mode.

#### Thermal

As power across the IC increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and also the ambient temperature affect the rate of temperature rise for the part. That is to say, when the device has good thermal conductivity through the PCB, the junction temperature will be relatively low with high power dissipation applications.

#### PCB layout

Make VIN, VBIAS and GND line sufficient. If their impedance is high, noise pickup or unstable operation may result. Connect capacitors C1, C2 and C3 as close as possible to the IC, and make wiring as short as possible.


#### **ORDERING INFORMATION**

Device	Marking	Enable	Package	Shipping $^{\dagger}$
NCP4671DSN06T1G	R1A	Auto-Discharge	SOT-23-5 (Pb-Free)	3000 / Tape & Reel
NCP4671DSN09T1G	R1D	Auto-Discharge	SOT-23-5 (Pb-Free)	3000 / Tape & Reel
NCP4671DSN10T1G	R1E	Auto-Discharge	SOT-23-5 (Pb-Free)	3000 / Tape & Reel
NCP4671DSN12T1G	R1F	Auto-Discharge	SOT-23-5 (Pb-Free)	3000 / Tape & Reel
NCP4671DSN13T1G	R1G	Auto-Discharge	SOT-23-5 (Pb-Free)	3000 / Tape & Reel
NCP4671DSN15T1G	R1J	Auto-Discharge	SOT-23-5 (Pb-Free)	3000 / Tape & Reel
NCP4671DMX06TCG	BA	Auto-Discharge	XDFN6 (Pb–Free)	5000 / Tape & Reel
NCP4671DMX09TCG	BD	Auto-Discharge	XDFN6 (Pb-Free)	5000 / Tape & Reel
NCP4671DMX12TCG	BF	Auto-Discharge	XDFN6 (Pb-Free)	5000 / Tape & Reel
NCP4671DMX13TCG	BG	Auto-Discharge	XDFN6 (Pb-Free)	5000 / Tape & Reel
NCP4671DMX15TCG	BJ	Auto-Discharge	XDFN6 (Pb-Free)	5000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


## PACKAGE DIMENSIONS

SC-88A (SC-70-5/SOT-353) CASE 419A-02 ISSUE K



Ċ

н




NOTES:


- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. 419A-01 OBSOLETE. NEW STANDARD 419A-02. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.


	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	A 0.071 0.087		1.80	2.20	
В	0.045	0.053	1.15	1.35	
С	0.031	0.043	0.80	1.10	
D	0.004	0.012	0.10	0.30	
G	0.026	BSC	0.65 BSC		
Η		0.004		0.10	
J	0.004	0.010	0.10	0.25	
K	0.004	0.012	0.10	0.30	
N	0.008 REF		0.20	REF	
S	0.079	0.087	2.00	2.20	

## PACKAGE DIMENSIONS

XDFN6 1.2x1.2, 0.4P CASE 711AA-01 ISSUE O








NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.25mm FROM TERMINAL TIPS. 4. COPLANARITY APPLIES TO ALL OF THE TERMINALS.

TET MINT (EO:					
	MILLIMETERS				
DIM	MIN	MAX			
Α		0.40			
A1	0.00	0.05			
b	0.13	0.23			
C	0.20	0.30			
D	1.20	) BSC			
Е	1.20	) BSC			
e	0.40 BSC				
L	0.37 0.48				


#### RECOMMENDED **MOUNTING FOOTPRINT\***



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS


SOT-23 CASE 1212-01 ISSUE O



NOTES

1. DIMENSIONS ARE IN MILLIMETERS. 2. INTERPRET DIMENSIONS AND TOLERANCES

PER ASME Y14.5M, 1994. 3. DATUM C IS A SEATING PLANE.



ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILIC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILIC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILIC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILIC obsent or any liability nor the rights of others. SCILIC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications are specified to the SCILIC of the S intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative