TOSHIBA BiCD Integrated Circuit Silicon Monolithic

## TB6819FG

## Critical Conduction Mode (CRM) PFC Controller IC

## Features

- Operating voltage range: 10.0 V to 25 V
- Startup voltage: 12.0 V (typ.)
- Maximum drive current: 1.0 A
- Variety of protection circuits
- DC Input overvoltage protection (OVP-1)
- PFC Output overvoltage protection (OVP-2)
- Undervoltage lockout (UVLO)
- Open feedback-loop detector (OFD)
- Brownout protection (BOP)



## Block Diagram



Absolute Maximum Ratings ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| Characteristics | Symbol | Rating | Unit |
| :--- | :--- | :---: | :---: |
| Supply voltage | Vccmax | 25.0 | V |
| Maximum input voltage on all pins | Vinmax | (Note 3) | V |
| Minimum input voltage on all pins | Vinmin | GND -0.3 | V |
| Power dissipation 1 (Note 1) | PDmax | 650 | mW |
| Operating ambient temperature(Note 2) | Topr | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Junction temperature | Tj | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |

Note 1: The rated power dissipation should be derated by ** $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{Ta}=25^{\circ} \mathrm{C}$ ambient.
Note 2: Functional operation is guaranteed over the specified temperature range.
Note 3:

| Pin No. | Pin Name | Maximum Input Voltage (Rating) | Unit |
| :---: | :---: | :---: | :---: |
| 1 | FBIN | 5.0 | V |
| 2 | COMP | 5.0 |  |
| 3 | MULT | 5.0 |  |
| 4 | IS | 5.0 |  |
| 5 | ZCD | 5.0 |  |
| 6 | GND | - |  |
| 7 | POUT | Do not apply any voltage. |  |
| 8 | VCC | 25.0 |  |

## Pin Assignments



Pin Function

| No. | Pin Name | $\quad$ Functional Description |
| :---: | :---: | :--- |$]$| FB IN |
| :--- |
| 1 |
| 2 |

## - Notes when the protection circuits are working

The inner circuit works as following table when the protectors are going. Except for TSD, the output of pin 7 is kept low level in order to shut down outer FET. Only the case of TSD, the output of pin 7 is kept floating. It is necessary to connect pull down resistor indicated R15 to save outer FET when TSD works.
TSD is given to priority most. Even if the other protector is working, pin 7 would be floating if the IC temperature rise up over $175{ }^{\circ} \mathrm{C}$ (typ.).

| Prot ect or | Remar ks | I nner circuit | Pi n 7 out put |
| :---: | :---: | :---: | :---: |
| OVP- 2 | FBI N® Verr ( 2.5 V ) +180n/( typ. ) | Wbrki ng | L |
| OFD | FBI N | Wbrki ng | L |
| UVLO | Vcc $\leq$ 9. 5V(typ.) | St andby | L |
| Brown out | MLT $\leq 0.75 \mathrm{~V}$ (typ.) | St andby | L |
| TSD | Chi p temper at ur $\mathrm{e} \leq 175^{\circ} \mathrm{C}$ ( typ. ) | St andby | Fl oat i ng |

Electrical Characteristics (unless otherwise specified, VCC =15 V, Ta=25²

| Characteristics | Symbol | Test Circuit | Remarks | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage range | VCC |  |  | 10 | 15 | 25 | V |
| Current consumption | ICC |  | $75 \mathrm{KHz}, 1000 \mathrm{pF}$ |  | 4 | 6.5 | mA |
| Startup current | Istart |  | At startup | - | 72.5 | 99 | $\mu \mathrm{A}$ |
| Output pulse voltage | VoH |  | Output load current: 100 mA | Vcc-2.0 | - | - | V |
|  | VoL |  | Output load current: 100 mA | - | - | 0.4 |  |
| Output pulse rise time | TRPF |  | Load: $10 \Omega, 1000 \mathrm{pF}$ | - | 25 | 50 | ns |
| Output pulse fall time | TSPF |  | Load: $10 \Omega, 1000 \mathrm{pF}$ | - | 10 | 30 | ns |
| Input OVP voltage | VoVP-1 |  | Self-limiting | 25 | 27.5 | 30 | V |
| Output OVP voltage | Vovp-2 |  | Threshold voltage (disables POUT) | Verr+0.12 | Verr+0.18 | Verr+0.24 | V |
|  |  |  | Recovery threshold | Verr-0.05 | Verr | Verr+0.05 | V |
| OFD trip threshold voltage | Vofd |  | Threshold voltage (disables POUT) | 0.20 | 0.25 | 0.30 | V |
|  |  |  | Hysteresis | 180 | 230 | 280 | mV |
| UVLO trip threshold voltage | VuvLo |  | Shutdown threshold | 8.8 | 9.5 | 10.2 | V |
|  |  |  | Recovery threshold | 11.5 | 12 | 12.5 |  |
| ZCD trip threshold voltage | VzCD |  | Negative-going threshold voltage | 1.2 | 1.4 | 1.6 | V |
|  |  |  | Hysteresis | 150 | 300 | 400 | mV |
| ZCD clamp voltage | VzCDP |  | Upper limit: 3 mA | 4 | 5.5 | 6 | V |
|  |  |  | Lower limit: -3 mA | 0.15 | 0.5 | 0.9 |  |
| E-Amp reference voltage | Verr |  |  | 2.47 | 2.52 | 2.57 | V |
| E-Amp mutual inductance | gm |  |  | 55 | 90 | 135 | $\mu \mathrm{S}$ |
| Maximum E-Amp current | le source |  | Source |  | -1 |  | mA |
|  | le sink |  | Sink |  | 1 |  | mA |
| LLP trip threshold voltage | VLLP |  | Output voltage compensation under light-load conditions | 2.05 | 2.2 | 2.3 | V |
| IS pin reference voltage | Vis |  | Upper limit of the IS reference voltage | 1.55 | 1.7 | 1.9 | V |
| IS rise time | ti |  | Including the RC time constant for noise filtering |  | 500 |  | ns |
| Restart time | t res |  | Timer1 | 60 | 200 | 400 | $\mu \mathrm{s}$ |
| FBIN input current | $\mathrm{I}_{\text {FBIN }}$ |  | FB IN = Open, sink current | -1 | - | 1 | $\mu \mathrm{A}$ |
| OFD response time | $\mathrm{t}_{\text {OfD }}$ |  |  |  |  | 1.5 | $\mu \mathrm{s}$ |
| Output OVP response time | $\mathrm{t}_{\text {OVP-2 }}$ |  |  |  |  | 1.5 | $\mu \mathrm{s}$ |
| Quick startup voltage | Vqu |  | Upper | 2.55 | 2.65 | 2.80 | V |
|  | VqL |  | Lower | 2.1 | 2.2 | 2.3 | V |
| MULT input current | 1 mult |  |  | -0.1 |  | 0.1 | $\mu \mathrm{A}$ |
| MULT gain | $\mathrm{G}_{\text {mult }}$ |  | $\begin{aligned} & \mathrm{G}_{\text {MULT }}{ }^{*}(\mathrm{COMP}-2.5)^{*} \mathrm{MULT}=\mathrm{IS} \\ & \mathrm{COMP}=3.5 \mathrm{~V} \quad \text { MULT }=2 \mathrm{~V}-1 \mathrm{~V} \\ & \hline \end{aligned}$ | 0.35 | 0.5 | 0.65 | - |
| MULT input linear operation range | $\mathrm{V}_{\text {LM }}$ |  | Maximum MULT input voltage | 3.0 | 3.5 | - | V |
|  | V LC |  | Maximum COMP input voltage | 3.5 | 4.0 | - | V |
| Brownout threshold voltage | Vb |  | Positive-going threshold voltage (starts the IC) | 0.71 | 0.75 | 0.79 | V |
|  |  |  | Hysteresis | 0.14 | 0.2 | 0.27 | V |
| Brownout turn-on delay | tb |  | Timer3 | 50 | 100 | 200 | ms |

Designed values are indicated in following table, these are not tested at the shipping.

| Maximum POUT current | Id source | Source | - | 0.5 | - | A |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Id sink | Sink | - | 1.0 | - | A |
| RC time constant for noise filtering | TIS | Timer2, $40 \mathrm{k} \Omega / / 5 \mathrm{pF}$ |  | 200 |  | ns |
| Thermal shutdown threshold | TSD | Threshold temperature | 150 | 175 | - | ${ }^{\circ} \mathrm{C}$ |
|  |  | Hysteresis |  | 25 |  | ${ }^{\circ} \mathrm{C}$ |

Principle of Operation

(1) Boost Converter Operation

1. Switch: ON $\rightarrow$ The L1 current increases.
2. The L1 current reaches the I-COMP reference current.
$\rightarrow$ RS flip-flop is reset.
$\rightarrow$ POUT toggles.
$\rightarrow$ Switch goes off.
$\rightarrow$ V1 toggles High. $\rightarrow$ V2 toggles High.
3. The L1 current decreases to zero.
$\rightarrow$ The V1 and V2 voltages decrease rapidly.
4. The V2 voltage falls below the ZCD-COMP reference voltage ( 1.4 V ).
$\rightarrow$ ZCD-COMP goes High.
$\rightarrow$ RS flip-flop is set. $\rightarrow$ Switch goes on (Back to step 1.)


I-in waveform: Ripple-current filtering using a capacitor C-in


Waveforms of l-in and I1

Functional Description
(1) Error Amplifier (E-Amp)

This is an error amplifier for regulating the output voltage to be constant. The TB6819FG internally generates a reference voltage of 2.5 V (typ.).
If the E-Amp output includes the harmonics twice as large as the AC input frequency, the E-Amp system becomes unstable. To avoid this, a filter with a cut-off frequency (fc) of about 20 Hz should be externally connected to the E-Amp output for eliminating harmonics.
(2) DC Input Overvoltage Protection (OVP-1)

This circuit protects the internal circuit from a sudden rise of the Vcc voltage in any event. The OVP-1 incorporates a $27.5-\mathrm{V}$ voltage limiter.
(3) PFC Output Overvoltage Protection (OVP-2)

This circuit forces the POUT output to Low if the FBIN voltage exceeds 2.7 V (typ.) due to the PFC voltage rise in any event. The POUT output will be enabled again when the FBIN voltage falls below 2.5 V (typ.).
(4) Undervoltage Lockout (UVLO)

This circuit disables the internal circuit if the Vcc voltage falls below 9.5 V (typ.). Once the internal circuit is disabled, it will then be enabled when Vcc reaches 12 V .
(5) Open Feedback-Loop Detector (OFD)

The POUT output is forced to Low if the FBIN voltage falls below 0.25 V (typ.) due to error conditions such as an open feedback-loop. The POUT output will be enabled again when the FBIN voltage reaches 0.5 V (typ.).
(6) Thermal Shutdown (TSD)

This circuit disables the internal circuit if the chip temperature exceeds $175^{\circ} \mathrm{C}$ (typ.). The internal circuit will be enabled again when the chip temperature falls below $150^{\circ} \mathrm{C}$ (typ.).

## (7) Light-Load Power Control (LLP)

This function prevents the PFC output voltage from getting too high during no-load and light-load operations.
If an offset voltage is present at the multiplier output, the PFC output voltage might increase abnormally. To avoid this, this feature resets the RS flip-flop if the E-Amp output falls below 2.2 V (typ.).

## (8) Restart Timer (Timer1)

This is a restart timer. If the inductor current does not reach zero for $200 \mu \mathrm{~s}$ (typ.) while the TB6819FG is running, the Timer1 output sets the RS flip-flop and restarts the switching.
(9) Noise Filtering (Timer2)

The TB6819FG has a filter for filtering pulse noises on the current detect pin (IS pin). Timer2 consists of a 40-k $\Omega$ resistor and a $5-\mathrm{pF}$ capacitor.
(10) Brownout Protection

Brownout protection disables internal circuit if an AC input voltage falls below the predetermined value. This protection circuit operates separately from the other internal circuits and this feature overrides any other features. At start-up, the RS flip-flop is in the reset state disabling the internal circuit. When the voltage applied to the MULT pin reaches 0.75 V (typ.), the RS flip-flop is set to enable the internal circuit. Timer3 is programmed to start when a logical-OR result of the operation comparator output and the QN output of the RS flip-flop goes Low. If the logical-OR result is continuously kept Low for 100 ms , Timer3 generates a reset pulse for resetting the RS flip-flop. That is, if the MULT voltage falls below 0.55 V and remains below 0.75 V for 100 ms while the RS flip-flop is set ( $\mathrm{QN}=$ Low), Timer3 resets the RS flip-flop and puts the TB6819FG into Standby mode.

(11) I-COMP

The I-COMP compares the comparator output against the voltage input converted from the MOSFET source current using a resistor. It then generates a reset signal to the RS flip-flop as required. During this operation, Timer2 filters noise signals having short-pulse durations, such as switching noises. Too high the multiplier output voltage causes the RS flip-flop to fail to reset. To avoid this, the upper limit of the IS comparator reference voltage is clamped to 1.7 V .

## Typical Performance Curves



UVLO vs. Temperature


OVP-1 vs. Temperature


Multiplier Input-Output Characteristics ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )


St art up Current Consumption vs. Temperature


V
Start up


Error Amplifier Reference Voltage vs. Temperature


Multiplier Gain vs. Temperature


ZCD Voltage Clamp vs. Temperature




Error Amplifier Conductance vs. Temperature uS


Gate-Drive Output Pul se of fime vs. Temper at ure ns


Br own out threshol d Vol tage vs. Temper at ure



## Applications Information



This chapter provides the minimum description including equations and constants as a guide to understand the TB6819FG demonstration board. These equations and constants should be optimized according to the specifications of actual applications. Please adjust them according to the specifications to achieve required operation. At the same time, make sure that there occurs no problem in various tests, such as end-product, environmental and durability tests. This application circuit is for $400 \mathrm{~V}-200 \mathrm{~W}$ output.

## (1) L1 Inductance

Since the TB6819FG operates in CRM mode, the switching frequency fs $(\mathrm{Hz})$ depends on the L1 inductance and input/output conditions.

$$
\text { L1 }=\frac{(\text { Vo }-\sqrt{ } 2 \times \text { Vinmin }) \times \eta \times \text { Vinmin }^{2}}{2 \times 100 \times \mathrm{fs} \times \text { Vo } \times \text { Po }}
$$

Where Vinmin $(\mathrm{V})$ is the minimum $A C$ input voltage (effective value), $\mathrm{Vo}(\mathrm{V})$ is the output DC voltage, $\mathrm{Po}(\mathrm{W})$ is the output power and $\eta(\%)$ is the power efficiency.

The fs value should be within the range between the value sufficiently higher than the audible frequency limit of 20 kHz and 150 kHz , above which an EMI problem can occur. In this application, fs is targeted to be 50 kHz . The power efficiency $\eta$ is assumed to be about $90 \%$, which is not greatly different from that of actual use. The AC input voltage range is assumed to be between 85 V and 265 V . Thus, the minimum value Vinmin is expected to be 85 V , and the output power Vo is 400 V . Given that $\mathrm{Po}=200 \mathrm{~W}$, L 1 can be calculated as $227 \mu \mathrm{H}$. In this application, a commercially available inductor of $230 \mu \mathrm{H}$ is used.

## (2) Auxiliary Winding L2

The auxiliary winding L2 is used to detect the zero inductor current condition of the inductor L1. L2 is also used for delivering a supply voltage to the TB6819FG.

Since the maximum (positive-going) reference voltage for the ZCD comparator is $1.9 \mathrm{~V}, \mathrm{~N} 1 / \mathrm{N} 2$ should meet the following condition to properly perform zero current detection using the auxiliary winding L2:
$\mathrm{N} 1 / \mathrm{N} 2<($ Vo $-\sqrt{ } 2 \times$ Vinmax $) / 1.9=14$
where N 1 is the number of winding turns of $\mathrm{L} 1, \mathrm{~N} 2$ is that of L 2 and $\operatorname{Vinmax}(\mathrm{V})$ is the maximum AC input voltage (, which is 265 V ).

To ensure that the design requirements are met, N1/N2 should preferably be about 10 to allow for design margins.
To deliver a supply voltage to the TB6819FG by using the auxiliary winding L2, N1/N2 should meet the following condition:

Vo / Vccmax < N1 / N2 < Vo / Vccmin
where Vccmax is the maximum IC supply voltage and Vccmin is its minimum value.
To achieve the supply voltage range of 10 V to 25 V by only using L 2 while obtaining $\mathrm{Vo}=400 \mathrm{~V}$ on the L 1 side, $\mathrm{N} 1 / \mathrm{N}$ can be calculated as: $400 / 25<\mathrm{N} 1 / \mathrm{N} 2<400 / 10$. That is, N1/N2 should be within the range from 16 to 40 . However, an inductor of $\mathrm{N} 1 / \mathrm{N} 2=10$ is used to achieve proper IC operation. Therefore, an external circuit is required to step down the supply voltage to be within the proper range and also for its stabilization.
In this application, external circuitry for obtaining the IC supply voltage from the auxiliary winding L2 can be configured in one of the following two manners. These two circuits are different in the block for starting up the IC, while remaining the same in the block for voltage step-down and stabilization.


1. Using a startup resistor for starting up the TB6819FG

Close jumpers J2a and J2b and open J2c. R14a and R14b are the startup resistors and Vcc is supplied through R10 and D4 from the auxiliary winding after the TB6819FG is started up. The upper limit of Vcc is determined by D7, which is 18 V in this application. This circuit is not stable at light load, it is necessary to take care to use this type circuit.

## 2. Using a constant-current circuit for starting up the TB6819FG

Close jumpers J2a and J2c and open J2b. This setup achieves stable operation at start-up by using a transistor Q2 instead of using a startup resistor for configuring a constant-current circuit. The base potential of Q2 is determined by a Zener diode D8, which is 15 V in this application. This constant-current circuit is only used for starting up the TB6819FG. Thus, it should be ensured that the D9 output potential does not exceed the D7 Zener voltage of 18 V . The following relationship should be satisfied between each voltage:

> Vccmin < D9 output voltage < D7 Zener voltage < Vccmax

To supply Vcc externally, jumpers J2a, J2b and J2c should all be open and supply a voltage from TP-Vcc. At this time, the IC ground pin should be connected to the nearest ground pattern, such as an anode pin of D7 and ground-side terminals of C9 and C10.

If unexpected faults such as short-circuits between adjacent pins, a large current may abruptly flow, damaging the TB6819FG. This damage can be very severe especially when a short-circuit occurs between Vcc (pin 8) and POUT (pin 7) or between GND (pin 6) and POUT (pin 7). Therefore, the maximum-possible current flowing to the Vcc pin should be restricted to the minimum extent required for the application.
(3) Multiplier Input Circuit

Circuitry for applying a sinewave signal of the AC input supply voltage to the multiplier can be configured in one of the following manners.

1. Dividing a full-wave rectified voltage waveform

Close jumper J1b and open J1a and J1c.
2. Dividing a voltage waveform prior to full-wave rectification

Close jumpers J1a and J1c and open J1b.

Considering that the IC startup threshold voltage of the BOP function $=0.75 \mathrm{~V}$, the rated voltage of the $\mathrm{IC}=5 \mathrm{~V}$ and the MULT linear input voltage range of the multiplier $=0$ to 3.0 V , the $\mathrm{R} 12 \mathrm{a}, \mathrm{R} 12 \mathrm{~b}$ and R 13 resistor values should satisfy the following condition:

```
0.75 V < 85 V x \sqrt{ 2 }{ < R13 / (R12a + R12b + R13) (= 0.875 V)}
265 V }\times\sqrt{}{2}\timesR13/(R12a+R12b + R13) (= 2.728 V)<3.0 V (5 V)
```

In this application, resistors of the following values are used: $\mathrm{R} 12 \mathrm{a}=\mathrm{R} 12 \mathrm{~b}=1.5 \mathrm{M} \Omega, \mathrm{R} 13=22 \mathrm{k} \Omega$.

## (4) Output Voltage Feedback Circuit

When the DC output voltage is resistively divided and applied to the error amplifier, the R1, R2 and R3 resistor values should satisfy the following equation:

$$
V o \times R 1 /(R 1+R 2+R 3)=2.5 V
$$

where $\mathrm{Vo}(\mathrm{V})$ is the output voltage and the error amplifier reference voltage $=2.5 \mathrm{~V}$.
Substituting $\mathrm{Vo}=400 \mathrm{~V}, \mathrm{R} 2=\mathrm{R} 3=750 \mathrm{k} \Omega$ provides $\mathrm{R} 1=9.43 \mathrm{k} \Omega$. In this application however, a resistor of $9.53 \mathrm{k} \Omega$, which is available in the E96 series, is used as R1.

## (5) Current Detection Circuit

Iq1, which is the current that flows through an external transistor Q1, is converted into a voltage by using a current detection resistor R9, then applied to the IS pin (pin 4). The peak voltage of the IS comparator reference voltage while a voltage of Vinmin is applied is Vispmin, which can be calculated as:

$$
0.65 \times \operatorname{Vinmin} \times \sqrt{ } 2 \times R 13 /(R 12 a+R 12 b+R 13)=0.57 V
$$

The maximum current of the Q1 current, Iq1max is limited to Vispmin / R9.

$$
\text { Iq1max }=\text { Vispmin } / R 9=0.57 / R 9
$$

This current should allow the output power Po to be large enough. Therefore, the following equation should be satisfied:

$$
\text { Po } \times 100 / \eta=\operatorname{Vinmin} \times \sqrt{2} \times I q 1 \mathrm{rms}
$$

where lq1rms is the effective value of Iq1.
When Po $=200 \mathrm{~W}$, Vinmin $=85 \mathrm{~V}$, the power efficiency $\eta=90 \%$, and also Iq1max $=2 \times \sqrt{ } 2 \times \mathrm{Iq} 1 \mathrm{rms}$ considering the CRM current waveform, the above equation can be rewritten as:

$$
\begin{aligned}
& \text { Iq1 } \max =\mathrm{Po} \times 100 \times 2 \times \sqrt{ } 2 /(\eta \times \operatorname{Vinmin} \times \sqrt{ } 2)=5.23 \mathrm{~A} \\
& R 9=0.57 / \mathrm{Iq} 1 \mathrm{max}=0.11 \Omega
\end{aligned}
$$

In this application, resistors of $0.22 \Omega$, R9a and R9b, are connected in parallel.

## (6) Zero-Current Detection Circuit

The auxiliary winding L2 is connected to the ZCD pin. At this time, the current through L2 is limited to 3 mA , which is the rated current at the ZCD pin, or less by using the current limiting resistor R8. The following relationship should be satisfied depending on whether the external FET is on or off:

FET $=$ On: R8 $>$ Vinmax $\times \sqrt{ } 2 \times \mathrm{N} 2 / \mathrm{N} 1 / 3 \mathrm{~mA}=12.5 \mathrm{k} \Omega$
FET $=$ Off: $\mathrm{R} 8>\mathrm{Vo} \times \mathrm{N} 2 / \mathrm{N} 1 / 3 \mathrm{~mA}=13.3 \mathrm{k} \Omega$
A resistor of $68 \mathrm{k} \Omega$ is used in this application for limiting the current to $1 / 5$ of the rated current.

## (7) Output Capacitor

The output capacitance C2 is determined so that the PFC output ripple voltage does not exceed the output overvoltage detection threshold. Since the output voltage ripple is derived from a full-wave rectified input voltage waveform, it contains frequency components of twice the AC input frequency. When $V r$ is the effective value of a ripple voltage, the following equation can be approximately formulated:

$$
\mathrm{C} 2=\mathrm{Po} /(2 \times 2 \pi \mathrm{f} \times \mathrm{Vr} \times \mathrm{Vo})
$$

Considering the condition of $\sqrt{ } 2 \mathrm{Vr} \leq \mathrm{Vo} \times(\mathrm{Vovp} 2 / \mathrm{Verr}-1)$, the above equation can be rewritten as:
$\mathrm{C} 2 \geq \mathrm{Po} /\left(\sqrt{ } 2 \times 2 \pi f \times \mathrm{Vo}^{2} \times(\right.$ Vovp- $2 /$ Verr-1 $\left.)\right)$
Substituting $\mathrm{f}=50 \mathrm{~Hz}, \mathrm{Vovp}-2=2.6 \mathrm{~V}(\mathrm{~min})$ and Verr $=2.45 \mathrm{~V}(\mathrm{~min})$, the following can be obtained:
$\mathrm{C} 2 \geq 46 \mu \mathrm{~F}$
A capacitor of $200 \mu \mathrm{~F}$ is used as C 2 in this application.
(8) Input Capacitor

An input capacitor C1 for the PFC should be capable of supplying energy stored in the L1 inductor while the FET is on. Since the on/off duty cycle of the FET is about $50 \%$, the C 1 capacitor should be temporarily able to supply twice the current. Also, a current reaches its maximum when the AC input voltage is minimum. Thus, the following relationship should be satisfied:

$$
2 \times 1 / 2 \times \mathrm{L} 1 \times(\mathrm{Po} / \operatorname{Vinmin})^{2} \leq 1 / 2 \times \mathrm{C} \times \operatorname{Vinmin}^{2}
$$

, which can be rewritten as:
$\mathrm{C} 1 \geq 2 \times \mathrm{L} 1 \times \mathrm{Po}^{2} / \mathrm{Vinmin}^{4}=0.35 \mu \mathrm{~F}$
A capacitor of $1 \mu \mathrm{~F}$ is used as C 1 in this application.

Package Dimensions SOP8 (SOP8-P-225-1.27)


## RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before creating and producing designs and using, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application that Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- Product is intended for use in general electronics applications (e.g., computers, personal equipment, office equipment, measuring equipment, industrial robots and home electronics appliances) or for specific applications as expressly stated in this document. Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact ("Unintended Use"). Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for Unintended Use unless specifically permitted in this document.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- The technical information described in this document is subject to foreign exchange and foreign trade control laws.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.

