ACPL-P341 and ACPL-W341

3.0 Amp Output Current IGBT Gate Drive Optocoupler with Rail-to-Rail Output Voltage in Stretched SO6




Data Sheet



Description

The ACPL-P341/W341 contains an AlGaAs LED, which is optically coupled to an integrated circuit with a power output stage. This optocoupler is ideally suited for driving power IGBTs and MOSFETs used in motor control inverter applications. The high operating voltage range of the output stage provides the drive voltages required by gate controlled devices. The voltage and high peak output current supplied by this optocoupler make it ideally suited for direct driving IGBT with ratings up to 1200 V / 100 A. For IGBTs with higher ratings, this optocoupler can be used to drive a discrete power stage which drives the IGBT gate. The ACPL-P341 and ACPL-W341 have the highest insulation voltage of V_{IORM} = $891V_{peak}$ and V_{IORM} = $1140 V_{peak}$ respectively in the IEC/ EN/DIN EN 60747-5-2.

Functional Diagram



Note: A 1 μF bypass capacitor must be connected between pins V_{CC} and $V_{EE}.$

Truth Table

LED	V _{CC} — V _{EE} "POSITIVE GOING" (i.e., TURN-ON)	V _{CC} – V _{EE} "NEGATIVE GOING" (i.e., TURN-OFF)	Vo
OFF	0 – 30 V	0 – 30 V	LOW
ON	0 – 12.1 V	0 – 11.1 V	LOW
ON	12.1 – 13.5 V	11.1 – 12.4 V	TRANSITION
ON	13.5 – 30 V	12.4 – 30 V	HIGH

Features

- 3.0 A maximum peak output current
- 2.5 A minimum peak output current
- Rail-to-rail output voltage
- 200 ns maximum propagation delay
- 100 ns maximum propagation delay difference
- LED current input with hysteresis
- + 35 kV/ μs minimum Common Mode Rejection (CMR) at V_{CM} = 1500 V
- I_{CC} = 3.0 mA maximum supply current
- Under Voltage Lock-Out protection (UVLO) with hysteresis
- Wide operating V_{CC} Range: 15 to 30 V
- Industrial temperature range: -40° C to 105° C
- Safety Approval Pending
 - UL Recognized 3750/5000 V_{RMS} for 1 min.
 - CSA
 - IEC/EN/DIN EN 60747-5-2 V_{IORM} = 891/1140 V_{peak}

Applications

- IGBT/MOSFET gate drive
- AC and Brushless DC motor drives
- Renewable energy inverters
- Industrial inverters
- Switching power supplies

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

Ordering Information

	Option				IEC/EN/DIN	
Part number	RoHS Compliant	Package	Surface Mount	Tape & Reel	EN 60747-5-2	Quantity
ACPL-P341	-000E	Stretched	Х			100 per tube
ACPL-W341	-500E	SO-6	Х	Х		1000 per reel
	-060E		Х		Х	100 per tube
	-560E		Х	Х	Х	1000 per reel

ACPL-P341 is UL Recognized with 3750 V_{RMS} for 1 minute per UL1577. ACPL-W341 is UL Recognized with 5000 V_{RMS} for 1 minute per UL1577.

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

Example 1:

ACPL-P341-560E to order product of Stretched SO-6 Surface Mount package in Tape and Reel packaging with IEC/EN/ DIN EN 60747-5-2 Safety Approval in RoHS compliant.


Example 2:


ACPL-W341-000E to order product of Stretched SO-6 Surface Mount package in Tube packaging and RoHS compliant.

Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

Package Outline Drawings


ACPL-P341 Stretched SO-6 Package (7 mm clearance)





Floating Lead Protusions max. 0.25 (0.01) Dimensions in Millimeters (Inches) Lead Coplanarity = 0.1 mm (0.004 Inches)

ACPL-W341 Stretched SO-6 Package (8 mm clearance)



Recommended Pb-Free IR Profile

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision). Non- Halide Flux should be used.

Regulatory Information

The ACPL-P341/W341 is pending approval by the following organizations:

UL

Recognized under UL 1577, component recognition program up to $V_{ISO} = 3750 V_{RMS}$ (ACPL-P341) and $V_{ISO} = 5000 V_{RMS}$ (ACPL-W341) expected prior to product release.

CSA

CSA Component Acceptance Notice #5, File CA 88324

IEC/EN/DIN EN 60747-5-2 (Option 060 Only)

Maximum Working Insulation Voltage V_{IORM} = 891 V_{peak} (ACPL-P341) and V_{IORM} = 1140 V_{peak} (ACPL-W341)

Description	Symbol	ACPL-P341 Option 060	ACPL-W341 Option 060	Unit
Installation classification per DIN VDE 0110/1.89, Table 1		-	-	
for rated mains voltage $\leq 150 V_{rms}$		I – IV	I – IV	
for rated mains voltage \leq 300 V _{rms}		I – IV	I – IV	
for rated mains voltage \leq 450 V _{rms}		–	I – IV	
for rated mains voltage \leq 600 V _{rms}		I – III	I – IV	
for rated mains voltage \leq 1000 V _{rms}			I – III	
Climatic Classification		55/100/21	55/100/21	
Pollution Degree (DIN VDE 0110/1.89)		2	2	
Naximum Working Insulation Voltage	V _{IORM}	891	1140	V _{peak}
Input to Output Test Voltage, Method b* V _{IORM} x 1.875 = V _{PR} , 100% Production Test with t _m = 1 sec, Partial discharge < 5 pC	V _{PR}	1671	2137	V _{peak}
nput to Output Test Voltage, Method a* V _{IORM} x 1.6 = V _{PR} , Type and Sample Test, t _m = 10 sec, Partial discharge < 5 pC	V _{PR}	1426	1824	V _{peak}
Highest Allowable Overvoltage Transient Overvoltage t _{ini} = 60 sec)	VIOTM	6000	8000	V _{peak}
Safety-limiting values – maximum values allowed in the event				
of a failure.	Τs	175	175	°C
Case Temperature	I _{S, INPUT}	230	230	mA
Input Current Output Power	Ps, output	600	600	mW
nsulation Resistance at T _S , V _{IO} = 500 V	R _S	>10 ⁹	>10 ⁹	Ω

Table 1. IEC/EN/DIN EN 60747-5-2 Insulation Characteristics* (Option 060 – Under Evaluation)

* Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulations section, (IEC/EN/ DIN EN 60747-5-2) for a detailed description of Method a and Method b partial discharge test profiles.

Note:

These optocouplers are suitable for "safe electrical isolation" only within the safety limit data. Maintenance of the safety data shall be ensured by means of protective circuits. Surface mount classification is Class A in accordance with CECC 00802.

Table 2. Insulation and Safety Related Specifications

Parameter	Symbol	ACPL-P341	ACPL-W341	Units	Conditions
Minimum External Air Gap (External Clearance)	L(101)	7.0	8.0	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (External Creepage)	L(102)	8.0	8.0	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	0.08	mm	Through insulation distance conductor to conductor, usually the straight line distance thickness between the emitter and detector.
Tracking Resistance (Comparative Tracking Index)	CTI	>175	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa	Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

Notes:

1. All Avago data sheets report the creepage and clearance inherent to the optocoupler component itself. These dimensions are needed as a starting point for the equipment designer when determining the circuit insulation requirements. However, once mounted on a printed circuit board, minimum creepage and clearance requirements must be met as specified for individual equipment standards. For creepage, the shortest distance path along the surface of a printed circuit board between the solder fillets of the input and output leads must be considered. There are recommended techniques such as grooves and ribs which may be used on a printed circuit board to achieve desired creepage and clearances. Creepage and clearance distances will also change depending on factors such as pollution degree and insulation level.

Table 3. Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units	Note		
Storage Temperature	Ts	-55	125	°C			
Operating Temperature	T _A	-40	105	°C			
Output IC Junction Temperature	Тյ		125	°C			
Average Input Current	I _{F(AVG)}		25	mA	1		
Peak Transient Input Current (<1 μs pulse width, 300 pps)	I _{F(TRAN)}		1	А			
Reverse Input Voltage	V _R		5	V			
"High" Peak Output Current	I _{OH(PEAK)}		3.0	А	2		
"Low" Peak Output Current	IOL(PEAK)		3.0	А	2		
Total Output Supply Voltage	(V _{CC} - V _{EE})	0	35	V			
Input Current (Rise/Fall Time)	t _{r(IN)} / t _{f(IN)}		500	ns			
Output Voltage	V _O (PEAK)	-0.5	V _{CC}	V			
Output IC Power Dissipation	PO		700	mW	3		
Total Power Dissipation	P _T		745	mW	4		
Lead Solder Temperature	260° C for 10	260° C for 10 sec., 1.6 mm below seating plane					

Table 4. Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units	Note
Operating Temperature	T _A	-40	105	°C	
Output Supply Voltage	(V _{CC} - V _{EE})	15	30	V	
Input Current (ON)	I _{F(ON)}	7	16	mA	
Input Voltage (OFF)	V _{F(OFF)}	-3.6	0.8	V	

Table 5. Electrical Specifications (DC)

Unless otherwise noted, all typical values are at $T_A = 25^{\circ}$ C, $V_{CC} - V_{EE} = 30$ V, $V_{EE} =$ Ground; all minimum and maximum specifications are at recommended operating conditions ($T_A = -40$ to 105° C, $I_{F(ON)} = 7$ to 16 mA, $V_{F(OFF)} = -3.6$ to 0.8 V, $V_{EE} =$ Ground, $V_{CC} = 15$ to 30 V).

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
High Level Peak Output	I _{OH}	-1.0	-2.3		А	$V_O = V_{CC} - 4 V$	14	5
Current		-2.5			А	$V_{CC} - V_O \le 15 V$	_	6
Low Level Peak Output	I _{OL}	1.0	3.0		А	$V_{O} = V_{EE} + 2.5 V$	15	5
Current		2.5			А	$V_{O} - V_{EE} \le 15 V$		7
High Output Transistor RDS(ON)	R _{DS,OH}		1.7	3.0	Ω	I _{OH} = -2.5 A		8
Low Output Transistor RDS(ON)	R _{DS,OL}		0.8	1.8	Ω	I _{OL} = 2.5 A		8
High Level Output Voltage	V _{OH}	Vcc – 0.3	Vcc – 0.2		V	I _O = -100 mA	2, 16	9, 10
High Level Output Voltage	V _{OH}		Vcc		V	$I_0 = 0 \text{ mA}, I_F = 10 \text{ mA}$	1	
Low Level Output Voltage	V _{OL}		0.1	0.2	V	I _O = 100 mA	5, 17	
High Level Supply Current	I _{CCH}		1.9	3.0	mA	$R_g = 10 \Omega$, $C_g = 25 nF$, I _F = 10 mA	4, 5	
Low Level Supply Current	I _{CCL}		1.9	3.0	mA	$R_g = 10 \Omega$, $C_g = 25 nF$, V _F = 0 V	_	
Threshold Input Current Low to High	I _{FLH}		1.5	4.0	mA	$R_g = 10 \Omega$, $C_g = 25 n$ F, V _O > 5 V	6, 7, 8	
Threshold Input Voltage High to Low	V _{FHL}	0.8			V	_		
Input Forward Voltage	V _F	1.2	1.55	1.95	V	I _F = 10 mA	13	
Temperature Coefficient of Input Forward Voltage	$\Delta V_F / \Delta T_A$		-1.7		mV/°C	I _F = 10 mA		
Input Reverse Breakdown Voltage	BV _R	5			V	$I_R = 100 \ \mu A$		
Input Capacitance	CIN		70		pF	$f = 1 MHz$, $V_F = 0 V$		
UVLO Threshold	V _{UVLO+}	12.1	12.8	13.5	V	$V_{O} > 5 V$, $I_{F} = 10 \text{ mA}$	19	
	V _{UVLO-}	11.1	11.8	12.4				
UVLO Hysteresis	UVLO _{HYS}		1.0		V		_	

Table 6. Switching Specifications (AC)

Unless otherwise noted, all typical values are at $T_A = 25^{\circ}$ C, $V_{CC} - V_{EE} = 30$ V, $V_{EE} =$ Ground; all minimum and maximum specifications are at recommended operating conditions ($T_A = -40$ to 105° C, $I_{F(ON)} = 7$ to 16 mA, $V_{F(OFF)} = -3.6$ to 0.8 V, $V_{EE} =$ Ground, $V_{CC} = 15$ to 30 V).

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Propagation Delay Time to High Output Level	t _{PLH}	50	98	200	ns	$R_g = 10 \Omega$, $C_g = 25 nF$, f = 20 kHz,	8, 9, 10, 11,	
Propagation Delay Time to Low Output Level	t _{PHL}	50	95	200	ns	Duty Cycle = 50%, $I_F = 7 \text{ mA to 16 mA},$ $-V_{CC} = 15 \text{ V to 30 V}$	12, 20	
Pulse Width Distortion	PWD		22	70	ns	$- v_{CC} = 15 v to 50 v$		11
Propagation Delay Difference Between Any Two Parts	PDD (t _{PHL} - t _{PLH})	-100		100	ns		27, 28	12
Rise Time	t _R		43		ns	Vcc = 30 V	20	
Fall Time	t _F		40		ns			
Output High Level Common Mode Transient Immunity	CM _H	35	50		kV/μs	$T_A = 25^{\circ} \text{ C}, I_F = 10 \text{ mA}, \\ V_{CC} = 30 \text{ V}, V_{CM} = 1500 \text{ V} \\ \text{with split resistors}$	21	13, 14
Output Low Level Common Mode Transient Immunity	CML	35	50		kV/μs	$T_A = 25^{\circ} \text{ C}, V_F = 0 \text{ V}, \\ V_{CC} = 30 \text{ V}, V_{CM} = 1500 \text{ V} \\ \text{with split resistors}$	_	13, 15

Table 7. Package Characteristics

Unless otherwise noted, all typical values are at $T_A = 25^{\circ}$ C; all minimum/maximum specifications are at recommended operating conditions.

Parameter	Symbol	Device	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Input-Output Momentary Withstand Voltage*	V _{ISO}	ACPL-P341	3750			V _{RMS}	RH < 50%, t = 1 min., T _A = 25° C		16,18
		ACPL-W341	5000			V _{RMS}	RH < 50%, t = 1 min., T _A = 25° C		17,18
Input-Output Resistance	R _{I-O}			>5012		Ω	$V_{I\text{-}O} = 500 \text{ V}_{DC}$		18
Input-Output Capacitance	CI-O			0.2		pF	f=1 MHz		
LED-to-Ambient Thermal Resistance	R ₁₁			135		°C/W			19
LED-to-Detector Thermal Resistance	R ₁₂			27					
Detector-to-LED Thermal Resistance	R ₂₁			39					
Detector-to-Ambient Thermal Resistance	R ₂₂			47					

* The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating, refer to your equipment level safety specification or Avago Technologies Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage."

Notes:

- 1. Derate linearly above 70° C free-air temperature at a rate of 0.3 mA/°C.
- 2. Maximum pulse width = 10 μs. This value is intended to allow for component tolerances for designs with I_O peak minimum = 2.5 A. See applications section for additional details on limiting I_{OH} peak.
- 3. Derate linearly above 85° C free-air temperature at a rate of 16.9 mW/°C.
- 4. Derate linearly above 85° C free-air temperature at a rate of 15.3 mW/°C. The maximum LED junction temperature should not exceed 125° C.
- 5. Maximum pulse width = 50 μ s.
- 6. Output is sourced at -2.5 A with a maximum pulse width = 10 μ s. V_{CC}-V_O is measured to ensure 15 V or below.
- 7. Output is sourced at 2.5 A with a maximum pulse width = $10 \,\mu s. V_O-V_{EE}$ is measured to ensure 15 V or below.
- 8. Output is sourced at -2.5 A/2.5 A with a maximum pulse width = $10 \,\mu s$.
- 9. In this test V_{OH} is measured with a dc load current. When driving capacitive loads, V_{OH} will approach V_{CC} as I_{OH} approaches zero amps.
- 10. Maximum pulse width = 1 ms.
- 11. Pulse Width Distortion (PWD) is defined as $|t_{PHL}-t_{PLH}|$ for any given device.
- 12. The difference between t_{PHL} and t_{PLH} between any two ACPL-P341 parts under the same test condition.
- 13. Pin 2 needs to be connected to LED common.
- 14. Common mode transient immunity in the high state is the maximum tolerable dV_{CM}/dt of the common mode pulse, V_{CM} , to assure that the output will remain in the high state (i.e., $V_O > 15.0$ V).
- 15. Common mode transient immunity in a low state is the maximum tolerable dV_{CM}/dt of the common mode pulse, V_{CM} , to assure that the output will remain in a low state (i.e., $V_O < 1.0$ V).
- In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≤ 4500 V_{RMS} for 1 second (leakage detection current limit, I_{I-O} < 5 μA).
- In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≤ 6000 V_{RMS} for 1 second (leakage detection current limit, I_{I-O} < 5 μA).
- 18. Device considered a two-terminal device: pins 1, 2, and 3 shorted together and pins 4, 5 and 6 shorted together.
- 19. The device was mounted on a high conductivity test board as per JEDEC 51-7.




Figure 1. High output rail voltage vs. temperature





Figure 2. V_{OH} vs. temperature






Figure 3. Vol vs. temperature




Figure 5. Icc vs. Vcc

Figure 4. I_{CC} vs. temperature




Figure 6. IFLH hysteresis





Figure 7. IFLH vs. temperature





90

80

70

60




Figure 9. Propagation delays vs. I_F





Figure 11. Propagation delay vs. Rg

Figure 10. Propagation delays vs. temperature

 $I_F = 7 \text{ mA}$ V_{CC} = 30 V, V_{EE} = 0 V

f = 20 kHz

 $R_g = 10 \Omega, C_g = 25 \text{ nF}$ DUTY CYCLE = 50%



-40 -30 -20 -10 0 10 20 30 40 50 60 70 80 90 100

T_A - TEMPERATURE - °C

TPLH

TPHL

Figure 12. Propagation delay vs. Cg




Figure 13. Input current vs. forward voltage




Figure 14. I_{OH} test circuit




Figure 15. I_{OL} test circuit




Figure 16. V_{OH} test circuit




Figure 17. V_{OL} test circuit




Figure 18. I_{FLH} test circuit




Figure 19. UVLO test circuit




Figure 20. $t_{PHL},\,t_{PHL},\,t_r$ and t_f test circuit and waveforms




Figure 21. CMR test circuit with split resistors network and waveforms

Application Information

Product Overview Description

The ACPL-P341/W341 is an optically isolated power output stage capable of driving IGBTs of up to 100 A and 1200 V. Based on BCDMOS technology, this gate drive optocoupler delivers higher peak output current, better rail-to-rail output voltage performance and two times faster speed than the previous generation products.

The high peak output current and short propagation delay are needed for fast IGBT switching to reduce dead time and improve system overall efficiency. Rail-to-rail output voltage ensures that the IGBT's gate voltage is driven to the optimum intended level with no power loss across IGBT. This helps the designer lower the system power which is suitable for bootstrap power supply operation.

It has very high CMR(common mode rejection) rating which allows the microcontroller and the IGBT to operate at very large common mode noise found in industrial motor drives and other power switching applications. The input is driven by direct LED current and has a hysteresis that prevents output oscillation if insufficient LED driving current is applied. This will eliminates the need of additional Schmitt trigger circuit at the input LED.

The stretched SO6 package which is up to 50% smaller than conventional DIP package facilitates smaller more compact design. These stretched packages are compliant to many industrial safety standards such as IEC/EN/DIN EN 60747-5-2, UL 1577 and CSA.

Recommended Application Circuit

The recommended application circuit shown in Figure 22 illustrates a typical gate drive implementation using the ACPL-P341. The following describes about driving IGBT. However, it is also applicable to MOSFET. Designers will need to adjust the V_{CC} supply voltage, depending on the MOSFET or IGBT gate threshold requirements (Recommended V_{CC} = 15 V for IGBT and 12 V for MOSFET).

The supply bypass capacitors (1 μ F) provide the large transient currents necessary during a switching transition. Because of the transient nature of the charging currents, a low current (3.0 mA) power supply will be enough to power the device. The split resistors (in the ratio of 1.5:1) across the LED will provide a high CMR response by providing a balanced resistance network across the LED

The gate resistor R_G serves to limit gate charge current and controls the IGBT collector voltage rise and fall times.

In PC board design, care should be taken to avoid routing the IGBT collector or emitter traces close to the ACPL-P341 input as this can result in unwanted coupling of transient signals into ACPL-P341 and degrade performance.




Figure 22. Recommended application circuit with split resistors LED drive.

Rail-to-Rail Output

Figure 23 shows a typical gate driver's high current output stage with 3 bipolar transistors in darlington configuration. During the output high transition, the output voltage rises rapidly to within 3 diode drops of V_{CC}. To ensure the V_{OUT} is at V_{CC} in order to achieve IGBT rated V_{CE(ON)} voltage. The level of V_{CC} will be need to be raised to beyond V_{CC}+3(V_{BE}) to account for the diode drops. And to limit the output voltage to V_{CC}, a pull-down resistor, R_{PULL-DOWN} between the output and V_{EE} is recommended to sink a static current while the output is high.

ACPL-P341 uses a power PMOS to deliver the large current and pull it to V_{CC} to achieve rail-to-rail output voltage as shown in Figure 24. This ensures that the IGBT's gate voltage is driven to the optimum intended level with no power loss across IGBT even when an unstable power supply is used.




Figure 23. Typical gate driver with output stage in darlington configuration




Figure 24. ACPL-P341/W341 with PMOS and NMOS output stage for rail-to-rail output voltage

Selecting the Gate Resistor (Rg)

Step 1: Calculate Rg minimum from the I_{OL} peak specification. The IGBT and Rg in Figure 22 can be analyzed as a simple RC circuit with a voltage supplied by ACPL-P341/W341.

$$Rg \ge \frac{V_{CC} - V_{EE} - V_{OL}}{I_{OLPEAK}}$$
$$= \frac{15 V + 5 V - 2.5 V}{3A}$$
$$= 5.8 \Omega \approx 6 \Omega$$

The V_{OL} value of 2.5 V in the previous equation is the V_{OL} at the peak current of 3.0 A.

Step 1: Check the ACPL-P341/W341 power dissipation and increase Rg if necessary. The ACPL-P341/W341 total power dissipation (P_T) is equal to the sum of the emitter power (P_E) and the output power (P_O).

 $P_{T} = P_{E} + P_{O}$ $P_{E} = I_{F} \cdot V_{F} \cdot \text{Duty Cycle}$ $P_{O} = P_{O(BIAS)} + P_{O(SWITCHING)}$ $= I_{CC} \cdot (V_{CC} \cdot V_{EE}) + E_{SW}(Rg;Cg) \cdot f$ $\text{Using } I_{C}(worst case) = 16 \text{ mA} \cdot Rg = 5$

Using I_F(worst case) = 16 mA, Rg = 5 Ω , Max Duty Cycle = 80%, Cg = 25 nF, f = 25 kHz and T_A max = 85° C:

 $P_E = 16 \text{ mA} \cdot 1.95 \text{ V} \cdot 0.8 = 25 \text{ mW}$

 $P_O = 3 \text{ mA} \bullet 20 \text{ V} + 4.5 \text{ }\mu\text{J} \bullet 25 \text{ }k\text{Hz}$

= 60 mW + 112.5 mW

 $= 172.5 \text{ mW} < 700 \text{ mW} (P_{O(MAX)} @ 85^{\circ} \text{ C})$

The value of 3 mA for I_{CC} in the previous equation is the maximum I_{CC} over the entire operating temperature range.

Since P_O is less than P_{O(MAX)}, Rg = 6 Ω is alright for the power dissipation.




Figure 25. Energy Dissipated in the ACPL-P341/W341 for each IGBT switching cycle.

LED Drive Circuit Considerations for High CMR Performance

Figure 26 shows the recommended drive circuit for the ACPL-P341/W341 that gives optimum common-mode rejection. The two current setting resistors balance the common mode impedances at the LED's anode and cathode. Common-mode transients can be capacitive coupled from the LED anode, through C_{LA} (or cathode through C_{LC}) to the output-side ground causing current to be shunted away from the LED (which is not wanted when the LED should be on) or conversely cause current to be injected into the LED (which is not wanted when the LED should be off).

Table 8 shows the directions of I_{LP} and I_{LN} depend on the polarity of the common-mode transient. For transients occurring when the LED is on, common-mode rejection (CM_H, since the output is at "high" state) depends on LED current (I_F). For conditions where I_F is close to the switching threshold (I_{FLH}), CM_H also depends on the extent to which I_{LP} and I_{LN} balance each other. In other words, any condition where a common-mode transient causes a momentary decrease in I_F (i.e. when $dV_{CM}/dt > 0$ and $|I_{LP}| > |I_{LN}|$, referring to Table 8) will cause a common-mode failure for transients which are fast enough.

Likewise for a common-mode transient that occurs when the LED is off (i.e. CM_L, since the output is at "low" state),

if an imbalance between I_{LP} and I_{LN} results in a transient I_F equal to or greater than the switching threshold of the optocoupler, the transient "signal" may cause the output to spike above 1 V, which constitutes a CM_L failure. The balanced I_{LED} -setting resistors help equalize the common mode voltage change at the anode and cathode. The shunt drive input circuit will also help to achieve high CM_L performance by shunting the LED in the off state.




Figure 26. Recommended high-CMR drive circuit for the ACPL-P341/W341

dV _{CM} /dt	I _{LP} Direction	I _{LP} Direction	lf I _{LP} < I _{LN} , I _F is momentarily	lf I _{LP} > I _{LN} , I _F is momentarily
Positive (>0)	Away from LED anode through C _{LA}	Away from LED cathode through C _{LC}	Increase	Decrease
Negative(<0)	Toward LED anode through C _{LA}	Toward LED cathode through C _{LC}	Decrease	Increase

Table 8. Common Mode Pulse Polarity and LED current Transients


Dead Time and Propagation Delay Specifications

The ACPL-P341/W341 includes a Propagation Delay Difference (PDD) specification intended to help designers minimize "dead time" in their power inverter designs. Dead time is the time period during which both the high and low side power transistors (Q1 and Q2 in Figure 22) are off. Any overlap in Q1 and Q2 conduction will result in large currents flowing through the power devices between the high and low voltage motor rails.

To minimize dead time in a given design, the turn on of LED2 should be delayed (relative to the turn off of LED1) so that under worst-case conditions, transistor Q1 has just turned off when transistor O2 turns on, as shown in Figure 27. The amount of delay necessary to achieve this condition is equal to the maximum value of the propagation delay difference specification, PDD_{MAX}, which is specified to be 100 ns over the operating temperature range of 40° C to 105° C.

Delaying the LED signal by the maximum propagation delay difference ensures that the minimum dead time is zero, but it does not tell a designer what the maximum dead time will be. The maximum dead time is equivalent to the difference between the maximum and minimum propagation delay difference specifications as shown in Figure 28. The maximum dead time for the ACPL-P341/ W341 is 200 ns (= 100 ns - (-100 ns)) over an operating temperature range of -40° C to 105° C.

Note that the propagation delays used to calculate PDD and dead time are taken at equal temperatures and test conditions since the optocouplers under consideration are typically mounted in close proximity to each other and are switching identical IGBTs.



*PDD = PROPAGATION DELAY DIFFERENCE NOTE: FOR PDD CALCULATIONS THE PROPAGATION DELAYS ARE TAKEN AT THE SAME TEMPERATURE AND TEST CONDITIONS.

Figure 27. Minimum LED skew for zero dead time




Figure 28. Waveforms for dead time

LED Current Input with Hysteresis

The detector has optical receiver input stage with built in Schmitt trigger to provide logic compatible waveforms, eliminating the need for additional wave shaping. The hysteresis (Figure 6) provides differential mode noise immunity and minimizes the potential for output signal chatter.

Under Voltage Lockout

The ACPL-P341/W341 Under Voltage Lockout (UVLO) feature is designed to prevent the application of insufficient gate voltage to the IGBT by forcing the ACPL-P341/W341 output low during power-up. IGBTs typically require gate voltages of 15 V to achieve their rated $V_{CE(ON)}$ voltage. At gate voltages below 13 V typically, the $V_{CE(ON)}$ voltage increases dramatically, especially at higher currents. At very low gate voltages (below 10 V), the IGBT may operate in the linear region and quickly overheat. The UVLO function causes the output to be clamped whenever insufficient operating supply (V_{CC}) is applied. Once V_{CC} exceeds V_{UVLO+} (the positive-going UVLO threshold), the UVLO clamp is released to allow the device output to turn on in response to input signals.

Thermal Model for ACPL-P341/W341 Stretched S06 Package Optocoupler

Definitions:

 $R_{11}:$ Junction to Ambient Thermal Resistance of LED due to heating of LED

R₁₂: Junction to Ambient Thermal Resistance of LED due to heating of Detector (Output IC)

R₂₁: Junction to Ambient Thermal Resistance of Detector (Output IC) due to heating of LED.

R₂₂: Junction to Ambient Thermal Resistance of Detector (Output IC) due to heating of Detector (Output IC).

P1: Power dissipation of LED (W).

P2: Power dissipation of Detector / Output IC (W).

T₁: Junction temperature of LED (°C).

T₂: Junction temperature of Detector (°C).

Ta: Ambient temperature.

Ambient Temperature: Junction to Ambient Thermal Resistances were measured approximately 1.25 cm above optocoupler at ~23° C in still air

Thermal Resistance	°C/W
R ₁₁	135
R ₁₂	27
R ₂₁	39
R ₂₂	47

This thermal model assumes that an 6-pin single-channel plastic package optocoupler is soldered into a 7.62 cm x 7.62 cm printed circuit board (PCB) per JEDEC standards. The temperature at the LED and Detector junctions of the optocoupler can be calculated using the equations below.

$$T_1 = (R_{11} * P_1 + R_{12} * P_2) + Ta$$
(1)

$$T_2 = (R_{21} * P_1 + R_{22} * P_2) + Ta$$
(2)

Using the given thermal resistances and thermal model formula in this datasheet, we can calculate the junction temperature for both LED and the output detector. Both junction temperature should be within the absolute maximum rating.

For example, given $P_1 = 25 \text{ mW}$, $P_2 = 173 \text{ mW}$, $Ta = 85^{\circ} \text{ C}$:

LED junction temperature,

 $T_1 = (R_{11} * P_1 + R_{12} * P_2) + Ta$ = (135 * 0.025 + 27 * 0.173) + 85 = 93° C

Output IC junction temperature,

 $T_2 = (R_{21} * P_1 + R_{22} * P_2) + Ta$ = (39 *0.025 + 47 * 0.173) + 85 = 94° C

 T_1 and T_2 should be limited to $125^\circ\,C$ based on the board layout and part placement.

Related Application Noted

ThAN5336 – Gate Drive Optocoupler Basic Design for IGBT/ MOSFET

AN1043 - Common-Mode Noise: Sources and Solutions

AV02-0310EN – Plastics Optocouplers Product ESD and Moisture Sensitivity

For product information and a complete list of distributors, please go to our web site: www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2011 Avago Technologies. All rights reserved. AV02-2929EN - May 10, 2011

