



4.5-V to 14-V Input High-Current Synchronous Buck Converter

Check for Samples: TPS56221

FEATURES

- 4.5-V to 14-V Input Voltage Range
- Incorporates Power Block Technology

RUMENTS

- Up to 25-A Output Current
- Fixed Frequency Options of 300 kHz, 500 kHz and 1 MHz
- High-Side and Low-Side MOSFET R_{DS(on)}
 Sensing
- Programmable Soft-Start
- 600-mV Reference Voltage with 1% Accuracy
- Voltage Mode Control with Feed-Forward
- · Supports Pre-Biased Output
- Thermal Shutdown
- 22-Pin 5 mm x 6 mm PQFN PowerPAD™ Package

APPLICATIONS

- · Point-of-Load (POL) Power Modules
- High Density DC-DC Converters for Telecom and Networking Applications

DESCRIPTION


TPS56221 is a high-efficiency and high-current synchronous buck converter designed to operate from a supply between 4.5 V and 14 V. The device is capable of producing an output voltage as low as 0.6 V at loads up to 25 A. Integrated NexFET™ Power MOSFETs provide a small foot print and ease of use.

The device implements a voltage-mode control with voltage feed-forward compensation that responds instantly to input voltage change.

TPS56221 is available in a thermally enhanced 22-pin PQFN (DQP) PowerPAD™ package.

The device offers design flexibility with a variety of user programmable functions, including soft-start, overcurrent protection (OCP) levels, and loop compensation. OCP levels are programmed by a single external resistor connected from the ILIM pin to the circuit ground. During the initial power-on sequence, the device enters a calibration cycle, measures the voltage at the ILIM pin, and sets an internal OCP voltage level. During operation, the programmed OCP voltage level is compared to the voltage drop across the low-side FET when it is on to determine whether there is an overcurrent condition. It then enters a shutdown/restart cycle until the fault is removed.

SIMPLIFIED APPLICATION



M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

T _A	PACKAGE	PINS	TRANSPORT MEDIA	MINIMUM QUANTITY	ORDERABLE NUMBER
-40°C to 150°C	Digatio OFN (DOD)	22	Tana and real	250	TPS56221DQPT
-40 C to 150 C	Plastic QFN (DQP)	22	Tape-and-reel	2500	TPS56221DQPR

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

		VAL	JE	UNIT
		MIN	TYP	UNIT
	VDD, VIN	-0.3	16.5	V
	SW	-3	25	
Voltage Range	SW (< 100 ns pulse width, 10 µJ)	-5		
Vollage Range	BOOT	-0.3	30	
	BOOT-SW (differential from BOOT to SW)	-0.3	7	
	COMP, PGOOD, FB, BP, EN/SS, ILIM	-0.3	7	
Electrostatic discharge	(HBM) QSS 009-105 (JESD22-A114A)		2	kV
Electrostatic discharge	(CBM) QSS 009-147 (JESD22-C101B.01)		1.5	
Tomporaturo	Junction, T _J	-40	150	°C
Temperature	Storage, T _{stg}	– 55	150	

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those included under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods of time may affect device reliability.

THERMAL INFORMATION

		TPS56221	
	THERMAL METRIC ⁽¹⁾	PQFN	UNITS
		22 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	34.6	
θ_{JCtop}	Junction-to-case (top) thermal resistance	22.9	
ΨЈТ	Junction-to-top characterization parameter	0.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	5.0	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	0.3	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP MAX	UNIT
V_{DD}	VIN Input voltage	4.5	14	V
T_J	Operating junction temperature	-40	125	°C

2



ELECTRICAL CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT S
VOLTAGE F	REFERENCE	1				
		T _J = 25°C, 4.5 V ≤ V _{VDD} ≤ 14 V	597	600	603	
V_{FB}	FB input voltage	-40°C ≤ T _J ≤ 125°C, 4.5 V ≤ V _{VDD} ≤ 14 V	594	600	606	mV
INPUT SUPI	PLY					
V_{VDD}	Input supply voltage range		4.5		14	V
IVDD _{SD}	Shutdown supply current	V _{EN/SS} = 0.2 V		80	120	μΑ
IVDD _Q	Quiescent, non-switching	Let EN/SS float, V _{FB} = 1 V		2.5	5.0	mA
V_{UVLO}	UVLO ON Voltage		4.0		4.3	V
V _{UVLO(HYS)}	UVLO hysteresis		500		700	mV
ENABLE/SC	OFT-START					
V_{IH}	High-level input voltage, EN/SS		0.55	0.70	1.00	V
V_{IL}	Low-level input voltage, EN/SS		0.27	0.30	0.33	V
I _{SS}	Soft-start source current		8	10	12	μΑ
V _{SS}	Soft-start voltage level – Start of ramp		0.4	0.8	1.3	V
BP REGULA	ATOR		·			·
V_{BP}	Output voltage	I _{BP} = 10 mA	6.2	6.5	6.8	V
V_{DO}	Regulator dropout voltage, V _{VDD} – V _{BP}	I _{BP} = 25 mA, V _{VDD} = 4.5 V		70	125	mV
OSCILLATO)R					
		$R_{COMP} = 40.2 \text{ k}\Omega,$ $4.5 \text{ V} \le V_{VDD} \le 14 \text{ V}$	270	300	330	kHz
f_{SW}	Switching Frequency	R_{COMP} = open, 4.5 V \leq V _{VDD} \leq 14 V	450	500	550	kHz
		R_{COMP} = 13.3 kΩ, 4.5 V ≤ V _{VDD} ≤ 14 V	0.8	0.95	1.1	MHz
$V_{RAMP}^{(1)}$	Ramp amplitude		V _{VDD} /6.6	V _{VDD} /6	V _{VDD} /5.4	V
PWM						
		$f_{sw} = 300 \text{ kHz}, V_{FB} = 0 \text{ V}, 4.5 \text{ V} \leq V_{VDD} \leq 14 \text{ V}$	93%			
D _{MAX} ⁽¹⁾	Maximum duty cycle	$f_{sw} = 500 \text{ kHz}, V_{FB} = 0 \text{ V}, 4.5 \text{ V} \leq V_{VDD} \leq 14 \text{ V}$	90%			
		$f_{SW} = 1 \text{ MHz}, V_{FB} = 0 \text{ V}, 4.5 \text{ V} \leq V_{VDD} \leq 14 \text{ V}$	85%			
t _{ON(min)} (1)	Minimum controllable pulse width				100	ns
ERROR AM	PLIFIER					
GBWP (1)	Gain bandwidth product		10	24		MHz
A _O L ⁽¹⁾	Open loop gain		60			dB
I _{IB}	Input bias current (current out of FB pin)	V _{FB} = 0.6 V			75	nA
I _{EAOP}	Output source current	V _{FB} = 0 V	1.5			mA
I _{EAOM}	Output sink current	V _{FB} = 1 V	1.5			mA

⁽¹⁾ Ensured by design. Not production tested

TEXAS INSTRUMENTS

ELECTRICAL CHARACTERISTICS (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT S
POWER GO	OD					
V _{OV}	Feedback upper voltage limit for PGOOD		655	675	700	mV
V _{UV}	Feedback lower voltage limit for PGOOD		500	525	550	
V _{PGD-HYST}	PGOOD hysteresis voltage at FB			30	45	
R _{PGD}	PGOOD pull down resistance	V _{FB} = 0 V, I _{FB} = 5 mA		30	70	Ω
I _{PGDLK}	PGOOD leakage current	550 mV < V _{FB} < 655 mV, V _{PGOOD} = 5 V		10	20	μΑ
OUTPUT ST	AGE					
R _{HI}	High-side device resistance	$T_J = 25^{\circ}C$, $(V_{BOOT} - V_{SW}) = 5.5 V$		4.5	6.5	mΩ
R_{LO}	Low side device resistance	$T_J = 25^{\circ}C$		1.9	2.7	
OVERCURR	ENT PROTECTION (OCP)		•			
t _{PSSC(min)} (2)	Minimum pulse time during short circuit			250		ns
t _{BLNKH} (2)	Switch leading-edge blanking pulse time (high-side detection)			150		
I _{OCH}	OC threshold for high-side FET	$T_J = 25^{\circ}C$, $(V_{BOOT} - V_{SW}) = 5.5 \text{ V}$	45	54	65	Α
I _{ILIM}	ILIM current source	T _J = 25°C		10.0		μA
V _{OCLPRO} ⁽²⁾	Programmable OC range for low side FET	T _J = 25°C	12		100	mV
t _{OFF}	OC retry cycles on EN/SS pin			4		Cycle
BOOT DIOD	E		,			
V_{DFWD}	Bootstrap diode forward voltage	I _{BOOT} = 5 mA		0.8		V
THERMAL S	SHUTDOWN		,			
T _{JSD} (2)	Junction shutdown temperature			145		°C
T _{JSDH} (2)	Hysteresis			20		°C


⁽²⁾ Ensured by design. Not production tested

Product Folder Link(s): TPS56221



DEVICE INFORMATION

DQP PACKAGE PQFN-22 (TOP VIEW)



Note: The thermal pad is also an electrical ground connection.

PIN FUNCTIONS


	PIN	I/O	DESCRIPTION					
NAME	NO.							
воот	4	0	Gate drive voltage for the high-side FET. A 100-nF capacitor (typical) must be connected between this pin and the SW pin. To reduce a voltage spike at SW, a BOOT resistance between 5 Ω to 10 Ω may be placed in series with the BOOT capacitor to slow down start-up of the high-side FET.					
BP	19	0	Output bypass for the internal regulator. Connect a low-ESR bypass ceramic capacitor of 1 μ F or greater from this pin to GND.					
COMP	1	0	Output of the error amplifier and connection node for loop feedback components. Optionally, a 40.2 k Ω resistor from this pin to GND sets switching frequency to 300KHz instead of the default value of 500KHz; while a 13.3 k Ω resistor from this pin to GND sets switching frequency to 1 MHz.					
EN/SS	21	I	Logic-level input starts or stops the controller via an external user command. Allowing this pin to float turns the controller on. Pulling this pin low disables the controller. This is also the soft-start programming pin. A capacitor connected from this pin to GND programs the soft-start time. The capacitor is charged with an internal current source of 10 µA. The resulting voltage ramp of this pin is also used as a second non-inverting input to the error amplifier after a 0.8 V (typical) level shift downwards. Output regulation is controlled by the internal level shifted voltage ramp until that voltage reaches the internal reference voltage of 600 mV. The voltage ramp of this pin reaches 1.4 V (typical).					
FB	2	I	Inverting input to the error amplifier. In normal operation, the voltage on this pin is equal to the internal reference voltage.					
GND	3	_	Ground reference for the device					
GND	5		Ground reference for the device					
GND	Thermal Pad	_	Ground reference for the device. This is also the thermal pad used to conduct heat from the device. This connection serves two purposes. The first is to provide an electrical ground connection for the device. The second is to provide a low thermal impedance path from the device die to the PCB. This pad should be tied externally to a ground plane.					
ILIM	18	ı	A resistor connected from this pin to GND sets the overcurrent threshold for the device (the low-side FET).					
PGD	22	0	Open drain power good output.					
	6							
	7							
CIA	8	Ι.	Sense line for the adaptive anti-cross conduction circuitry. Acts as the common connection for the flying					
SW	9	-	high-side FET driver.					
	10							
	11							
VDD	20	ı	Power input to the controller. A low-ESR bypass ceramic capacitor of 1 µF should be connected from this pin close to GND.					



PIN FUNCTIONS (continued)

	PIN	I/O	DESCRIPTION
NAME	NO.		
	12		
	13		
\ /IN I	14		Danier in out to the high side FFT
VIN	15	1	Power input to the high-side FET.
	16	1	
	17	1	

FUNCTIONAL BLOCK DIAGRAM





TYPICAL CHARACTERISTICS




Figure 1. Reference Voltage vs. Junction Temperature




Figure 3. Switching Frequency vs. Junction Temperature (500 kHz)




Figure 5. EN Pin High-Level Threshold Voltage vs. Junction Temperature




Figure 2. Switching Frequency vs. Junction Temperature (300 kHz)




Figure 4. Switching Frequency vs. Junction Temperature (1 MHz)




Figure 6. EN Pin Low-Level Threshold Voltage vs. Junction Temperature

SLUSAH5 – MARCH 2011 www.ti.com









Figure 7. Shutdown Current vs. Junction Temperature Figure






Figure 9. Soft-Start Source vs. Junction Temperature




Figure 10. Soft-Start Voltage Level vs. Junction Temperature




Figure 11. High-Side On Resistance vs. Junction Temperature




Figure 12. Low-Side On Resistance vs. Junction Temperature



TYPICAL CHARACTERISTICS

The efficiency curve shown in Figure 15 is measured with a $0.5-\mu H$ output inductor and a maximum DCR of $0.75~m\Omega$. The efficiency curve shown in Figure 16 is measured with a $0.3-\mu H$ output inductor and a maximum DCR of $0.54~m\Omega$. The power derating curves shown in Figure 17 and Figure 18 are measured on a 4" × 3.25", 0.062" thick FR4 board with 6 layers and 1 oz. copper.




Figure 13. High-Side Overcurrent Threshold vs. Junction Temperature




Figure 14. Power Good Threshold Voltage vs. Junction Temperature




Figure 15. Efficiency vs. Load Current (V_{VIN} = 12 V)




Figure 16. Efficiency vs. Load Current (V_{VIN} = 5 V)




Figure 17. Output Current vs. Ambient Temperature (V_{VIN} = 12 V)




Figure 18. Output Current vs. Ambient Temperature $(V_{VIN} = 5 V)$

SLUSAH5 – MARCH 2011 www.ti.com



APPLICATION INFORMATION

Introduction

The TPS56221 is a 25-A high performance synchronous buck converter with two integrated N-channel NexFET™ power MOSFETs. The device implements a voltage-mode control with voltage feed-forward compensation that responds instantly to input voltage change. Pre-bias capability eliminates concerns about damaging sensitive loads.

Voltage Reference

The 600-mV bandgap cell is internally connected to the non-inverting input of the error amplifier. The reference voltage is trimmed with the error amplifier in a unity gain configuration to remove amplifier offset from the final regulation voltage. The 1% tolerance on the reference voltage allows the user to design a very accurate power supply.




Figure 19. Startup Sequence and Timing

Enable Functionality, Startup Sequence and Timing

After input power is applied, an internal $40-\mu A$ current source begins to charge the soft-start capacitor connected from EN/SS to GND. When the voltage across that capacitor increases to 0.7 V, it enables the internal BP regulator followed by a calibration. Total calibration time is approximately 1.9 ms. See Figure 19. During the calibration, the device performs the following two functions.

COMP Pin Impedance Sensing

The device samples the impedance at the COMP pin and determines the appropriate operating switching frequency. If there is no resistor connected from the COMP pin to GND, the switching frequency is set to the default value of 500 kHz. If a resistor of 40.2 k Ω ± 10% is connected from the COMP pin to GND, the switching frequency is set to 300 kHz. Alternatively, if a resistor of 13.3 K ± 10% is connected from the COMP pin to GND, the switching frequency is set to 1 MHz.

After a 1.1-ms time period, the COMP pin is then brought low for 0.8 ms. This ensures that the feedback loop is preconditioned at startup and no sudden output rise occurs at the output of the converter when it is allowed to start switching.

Overcurrent Protection (OCP) setting

The device sources 10 μ A (typical) to the resistor connected from the ILIM pin to GND. The voltage developed across that resistor multiplied by a factor of 2 is then sampled and latched off internally as the OCP trip level for the low-side FET until one cycles the input or toggles the EN/SS.

The voltage at EN/SS is internally clamped to 1.3 V before and/or during calibration to minimize the discharging



www.ti.com SLUSAH5 – MARCH 2011

time once calibration is complete. The discharging current is from an internal current source of 140 μ A and it pulls the voltage down to 0.4 V. It then initiates the soft-start by charging up the capacitor using an internal current source of 10 μ A. The resulting voltage ramp on this pin is used as a second non-inverting input to the error amplifier after an 800 mV (typical) downward level-shift; therefore, the actual soft-start does not take place until the voltage at this pin reaches 800 mV.

If the EN/SS pin is left floating, the controller starts automatically. EN/SS must be pulled down to less than 270 mV to ensure that the chip is in shutdown mode.

Soft-Start Time

The soft-start time of the TPS56221 is user programmable by selecting a single capacitor. The EN/SS pin sources 10 μ A to charge this capacitor. The actual output ramp-up time is the amount of time that it takes for the 10 μ A to charge the capacitor through a 600 mV range. There is some initial lag due to calibration and an offset (800 mV) from the actual EN/SS pin voltage to the voltage applied to the error amplifier.

The soft-start is accomplished in a closed-loop, meaning that the error amplifier controls the output voltage at all times during the soft-start period and the feedback loop is never open as occurs in duty cycle limit soft-start schemes. The error amplifier has two non-inverting inputs, one connected to the 600-mV reference voltage, and the other connected to the offset EN/SS pin voltage. The lower of these two voltages is what the error amplifier controls the FB pin to. As the voltage on the EN/SS pin ramps up past approximately 1.4 V (800 mV offset voltage plus the 600 mV reference voltage), the 600-mV reference voltage becomes the dominant input and the converter has reached its final regulation voltage.

The capacitance required for a given soft-start ramp time for the output voltage is calculated in Equation 1.

$$C_{SS} = \left(\frac{I_{SS}}{V_{FB}}\right) \times t_{SS}$$

where

- C_{SS} is the required capacitance on the EN/SS pin (nF)
- I_{SS} is the soft-start source current (10 μA)
- V_{FB} is the feedback reference voltage (0.6 V)
- t_{SS} is the desired soft-start ramp time (ms)

Oscillator

The oscillator frequency is internally fixed at 500 KHz if there is no resistor connected from COMP pin to GND. Optionally, a 40.2- $k\Omega$ resistor from the COMP pin to GND sets the frequency to 300 KHz. Alternatively, a 13.3- $k\Omega$ resistor from COMP pin GND sets the frequency to 1 MHz.

Overcurrent Protection (OCP)

Programmable OCP level at ILIM is from 6 mV to 50 mV. With a scale factor of 2, the actual OC trip point across the low-side FET is in the range of 12 mV to 100 mV.

If the voltage drop across R_{OCSET} reaches 300 mV during calibration (No R_{OCSET} resistor included), it disables OC protection. Once disabled, there is no low-side or high-side current sensing.

OCP level for the high-side FET is fixed at 54 A (typical). The high-side OCP provides pulse-by-pulse current limiting.

OCP sensing for the low-side FET is a true inductor valley current detection, using sample and hold. Equation 2 can be used to calculate R_{OCSET} :

$$R_{OCSET} = \left(I_{OUT(max)} - \left(\frac{I_{P-P}}{2}\right)\right) \times 95 + 500$$

where

- I_{P-P} is the peak-to-peak inductor current (A)
- I_{OUT(max)} is the trip point for OCP (A)
- $R_{OC(set)}$ is the resistor used for setting the OCP level (Ω)

(2)

(1)





An overcurrent (OC) condition is detected by sensing voltage drop across the low-side FET and across the high-side FET. If the voltage drop across either FET exceeds OC threshold, a count increments one count. If no OC condition is detected on either FET, the fault counter decrements by one counter. If three OC pulses are summed, a fault condition is declared which cycles the soft-start function in a hiccup mode. Hiccup mode is defined as four dummy soft-start timeouts followed by a real one if overcurrent condition is encountered during normal operation; or five dummy soft-start timeouts followed by a real one if overcurrent condition occurs from the beginning during start. This cycle continues indefinitely until the fault condition is removed.

Input Undervoltage Lockout (UVLO)

The TPS56221 has fixed input under-voltage lockout (UVLO). In order for the device to turn on, the following conditions must be met:

- the EN/SS pin voltage must be greater than V_{IH}
- the input voltage must exceed UVLO on voltage V_{UVLO}

The UVLO has a minimum of 500 mV hysteresis built-in.

Pre-Bias Startup

The TPS56221 contains a unique circuit to prevent current from being pulled from the output during startup in the condition the output is pre-biased. There are no PWM pulses until the internal soft-start voltage rises above the error amplifier input (FB pin), if the output is pre-biased. Once the soft-start voltage exceeds the error amplifier input, the controller slowly initiates synchronous rectification by starting the synchronous rectifier with a narrow on time. It then increments the on-time on a cycle-by-cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter.

This approach prevents the sinking of current from a pre-biased output, and ensures the output voltage startup and ramp to regulation is smooth and controlled.

Power Good

The TPS56221 provides an indication that output is good for the converter. This is an open drain signal and pulls low when any condition exists that would indicate that the output of the supply might be out of regulation. These conditions include:

- V_{FB} is more than ±12.5% from nominal
- · soft-start is active
- a short circuit condition has been detected

NOTE

When there is no power to the device, PGOOD is not able to pull close to GND if an auxiliary supply is used for the power good indication. In this case, a built in resistor connected from drain to gate on the PGOOD pull down device makes the PGOOD pin look approximately like a diode to GND.

Thermal Shutdown

If the junction temperature of the device reaches the thermal shutdown limit of 145°C, the PWM and the oscillator are turned off. Both high-side FET and low-side FET are kept off. When the junction cools to the required level (125°C typical), the PWM initiates soft start as during a normal power-up cycle.

12



DESIGN EXAMPLE

Introduction

www.ti.com

This design example describes a 25-A, 12-V to 1.2-V design using the TPS56221 high-current integrated buck converter. The system specifications are listed in Table 1.

Table 1. Design Example Parameters

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage		8.0		14	V
V _{IN(ripple)}	Input ripple	I _{OUT} = 25 A			0.5	V
V _{OUT}	Output voltage	0 A ≤ I _{OUT} ≤ 25 A	1.164	1.2	1.236	V
	Line regulation	8 V ≤ V _{IN} ≤ 14 V			0.5%	
	Load regulation	0 A ≤ I _{OUT} ≤ 25 A			0.5%	
V _{RIPPLE}	Output ripple	I _{OUT} = 25 A			24	mV
V _{OVER}	Output overshoot	10 A ≤ I _{OUT} ≤ 20 A		50		mV
V _{UNDER}	Output undershoot	10 A ≤ I _{OUT} ≤ 20 A		50		mV
I _{OUT}	Output current	8 V ≤ V _{IN} ≤ 14 V	0		25	Α
t _{SS}	Softstart time	V _{IN} = 12 V		1.5		ms
I _{SCP}	Short circuit current trip point		30			Α
η	Efficiency	V _{IN} = 12 V, I _{OUT} = 12.5 A		90		%
f _{SW}	Switching frequency			500		kHz
	Size				0.6	In ²




Figure 20. Design Example Schematic

SLUSAH5 – MARCH 2011 www.ti.com

TEXAS INSTRUMENTS

Design Procedure

Switching Frequency Selection

To achieve a balance between small size and high efficiency for this design, use switching frequency of 500 kHz.

Inductor Selection (L1)

Synchronous buck power inductors are typically sized for between approximately 20% and 40% peak-to-peak ripple current (I_{RIPPLE}).

Using this target ripple current, the required inductor size can be calculated as shown in Equation 3.

$$L \approx \frac{V_{IN(max)} - V_{OUT}}{0.3 \times I_{OUT}} \times \frac{V_{OUT}}{V_{IN(max)}} \times \frac{1}{f_{SW}} = \frac{14 \text{ V} - 1.2 \text{ V}}{0.3 \times 25 \text{ A}} \times \frac{1.2 \text{ V}}{14 \text{ V}} \times \frac{1}{500 \text{ kHz}} = 293 \text{ nH}$$
(3)

Selecting a standard 300-nH inductor value, I_{RIPPLE} =7.3A.

The RMS current through the inductor is approximated in Equation 4.

$$I_{L(rms)} = \sqrt{\left(I_{L(avg)}\right)^2 + \left(I_{12} \times \left(I_{RIPPLE}\right)^2\right)} = \sqrt{\left(I_{OUT}\right)^2 + \left(I_{12} \times \left(I_{RIPPLE}\right)^2\right)} = \sqrt{\left(25\right)^2 + \left(I_{12} \times \left(7.3\right)^2\right)} = 25.09 A$$
(4)

Output Capacitor Selection (C18, C20, C23)

The selection of the output capacitor is typically driven by the output transient response. Equation 5 and Equation 6 overestimate the voltage deviation to account for delays in the loop bandwidth and can be used to determine the required output capacitance.

If $V_{IN(min)} > 2 \times V_{OUT}$, use overshoot (Equation 5) to calculate minimum output capacitance. If $V_{IN(min)} < 2 \times V_{OUT}$, use undershoot (Equation 6) to calculate minimum output capacitance.

$$V_{OVER} < \frac{I_{TRAN}}{C_{OUT}} \times \Delta T = \frac{I_{TRAN}}{C_{OUT}} \times \frac{I_{TRAN} \times L}{V_{OUT}} = \frac{\left(I_{TRAN}\right)^2 \times L}{V_{OUT} \times C_{OUT}}$$
(5)

$$V_{UNDER} < \frac{I_{TRAN}}{C_{OUT}} \times \Delta T = \frac{I_{TRAN}}{C_{OUT}} \times \frac{I_{TRAN} \times L}{V_{IN} - V_{OUT}} = \frac{\left(I_{TRAN}\right)^2 \times L}{\left(V_{IN} - V_{OUT}\right) \times C_{OUT}}$$
(6)

$$C_{OUT(min)} = \frac{(I_{TRAN(max)})^2 \times L}{(V_{OUT}) \times V_{OVER}} = \frac{(10)^2 \times 300 \,\text{nH}}{1.2 \times 50 \,\text{mV}} = 500 \,\mu\text{F}$$
(7)

With a minimum capacitance, the maximum allowable ESR is determined by the maximum ripple voltage and is approximated in Equation 8.

$$ESR_{MAX} = \frac{V_{RIPPLE(tot)} - V_{RIPPLE(cap)}}{I_{RIPPLE}} = \frac{V_{RIPPLE(tot)} - \left(\frac{I_{RIPPLE}}{8 \times C_{OUT} \times f_{SW}}\right)}{I_{RIPPLE}} = \frac{24 \, \text{mV} - \left(\frac{7.8 \, \text{A}}{8 \times 500 \, \mu F \times 500 \, \text{kHz}}\right)}{7.8 \, \text{A}} = 2.5 \, \text{m} \Omega$$

In order to meet the low ESR and high capacitance requirements of this design, 5 100-µF, 1210 ceramic capacitors are selected. 3 22-µF, 1206 ceramic capacitors and 2 10-µF 0805 ceramic capacitors are added to reduce ESL and inductive ringing. The combination of multiple capacitor types and ceramic capacitors of different sizes provides a wider band to the filtering frequencies of the output capacitors.



Inductor Peak Current Rating

With output capacitance, it is possible to calculate the charge current during start-up and determine the minimum saturation current rating for the inductor. The start-up charging current is approximated by Equation 9.

$$I_{CHARGE} = \frac{V_{OUT} \times C_{OUT}}{t_{SS}} = \frac{1.2 \, V \times 586 \, \mu F}{1.5 \, ms} = 0.469 \, A \tag{9}$$

$$I_{L(peak)} = I_{OUT(max)} + \left(\frac{1}{2} \times I_{RIPPLE}\right) + I_{CHARGE} = 25 \,A + \left(\frac{1}{2} \times 7.8 A\right) + 0.469 \,A = 29.4 \,A \tag{10}$$

Table 2. Inductor Requirements Summary

	PARAMETER	VALUE	UNITS
L	Inductance	300	nΗ
I _{L(rms)}	RMS current (thermal rating)	25.08	А
I _{L(peak)}	Peak current (saturation rating)	29.4	Α

Boot-Strap Capacitor (C14)

The bootstrap resistor slows the rising edge of the SW voltage to reduce ringing and improve EMI. Per the datasheet recommendation a 5.1? resistor is selected.

VDD Bypass Capacitor (C11)

Per the TPS56221 recommended pin terminations, VDD is bypassed to GND with a 1.0-µF capacitor.

Soft-Start Capacitor (C13)

The soft-start capacitor provides a constant ramp voltage to the error amplifier to provide controlled, smooth start-up. The soft-start capacitor is sized using Equation 11.

$$C_{SS} = \frac{I_{SS}}{V_{FB}} \times t_{SS} = \frac{10 \,\mu\text{A}}{0.6 \,\text{V}} \times 1.5 \,\text{ms} = 25 \,\text{nF} \approx 22 \,\text{nF}$$
 (11)

Current Limit (R1)

The TPS56221 uses the negative drop across the internal low-side FET at the end of the OFF-time to measure the valley of the inductor current. Allowing for a minimum of 30% over maximum load, the programming resistor is selected using Equation 12.

$$R_{OCSET} = 95 \times \left(1.3 \times I_{OUT(max)} - \left(\frac{I_{RIPPLE}}{2}\right)\right) + 500 \Omega = 95 \times \left(1.3 \times 25 \text{ A} - \left(\frac{7.8 \text{ A}}{2}\right)\right) + 500 \Omega = 3.23 \text{ k}\Omega \approx 3.32 \text{ k}\Omega$$

$$(12)$$

Feedback Divider (R4, R7)

The TPS56221 converter uses a full operational amplifier with an internally fixed 0.600-V reference. R4 is selected between 10 k Ω and 50 k Ω for a balance of feedback current and noise immunity. With R4 set to 20.5 k Ω , The output voltage is programmed with a resistor divider given by Equation 13.

$$R_{BIAS} = \frac{V_{FB} \times R_{FB}}{\left(V_{OUT} - V_{FB}\right)} = \frac{0.600 \, V \times 20.5 \, k\Omega}{1.2 \, V - 0.600 \, V} = 20.5 \, k\Omega \approx 20.5 \, k\Omega$$
(13)

Copyright © 2011, Texas Instruments Incorporated

SLUSAH5 – MARCH 2011 www.ti.com

TEXAS INSTRUMENTS


Compensation (C15, C16, C17, R3, R6)

Using the *TPS40k Loop Stability Tool* for 60 kHz of bandwidth and 60 degrees of phase margin with an R4 value of 20.5 k Ω , the following values are obtained.

- C17 = C_1 = 470 pF
- C15 = C_2 = 2200 pF
- C16 = C_3 = 33 pF
- $R6 = R_2 = 1.27 \text{ k}\Omega$
- R3 = R 3 = 11.0 k Ω

DESIGN EXAMPLE PERFORMANCE CHARACTERISTICS

Output voltage 12 V to 1.2V at 0-A to 25-A input current.






Figure 21. Efficiency vs Load Current

Figure 22. Loop Response 96 kHz Bandwidth, 64° Phase Margin




Figure 23. Output Ripple 20 mV/div, 1.0 µs/div, 20 MHz Bandwidth, AC Coupled









Table 3. List of Materials for TPS56221 Design Example

REFERENCE DESIGNATOR	QTY	VALUE	DESCRIPTION	SIZE	PART NUMBER	MANUFACTURER
C1	3	22 µF	Capacitor, Ceramic, 25V, X5R, 20%	1210	Std	Std
C4	1	100 μF	Capacitor, Aluminum, 16VDC, ±20%	D8	EEEFP1C101AP	Panasonic
C5	1	1.0 µF	Capacitor, Ceramic, 25V, X7R, 20%	0805	Std	Std
C6	1	3.3 µF	Capacitor, Ceramic, 25V, X7R, 20%	0805	Std	Std
C7	4	10 μF	Capacitor, Ceramic, 25V, X7R, 20%	1206	Std	Std
C11	1	1.0 µF	Capacitor, Ceramic, 25V, X5R, 20%	0805	Std	Std
C12	1	4.7 µF	Capacitor, Ceramic, 10V, X5R, 20%	0805	Std	Std
C13	1	22 µF	Capacitor, Ceramic, 16V, X7R, 20%	0402	Std	Std
C14	1	100 µF	Capacitor, Ceramic, 16V, X7R, 20%	0402	Std	Std
C15	1	2200 pF	Capacitor, Ceramic, 25V, X7R, 10%	0402	Std	Std
C16	1	33 pF	Capacitor, Ceramic, 25V, C0G, 10%	0402	Std	Std
C17	1	470 pF	Capacitor, Ceramic, 25V, C0G, 10%	0402	Std	Std
C18	2	10 μF	Capacitor, Ceramic, 6.3V, X5R, 20%	0805	Std	Std
C20	2	22 µF	Capacitor, Ceramic, 6.3V, X5R, 20%	1206	Std	Std
C23	5	47 μF	Capacitor, Ceramic, 6.3V, X5R, 20%	1210	Std	Vishay
L1	1	320 nH	IND, SMT Power ±15%	0.394 x 0.476 inch	PA2202-321NL	Pulse
R1	1	3.32 kΩ	Resistor, Chip, 1/16W, 1%	0402	Std	Std
R2	1	5.1 Ω	Resistor, Chip, 1/16W, 1%	0402	Std	Std
R3	1	11.0 kΩ	Resistor, Chip, 1/16W, 1%	0402	Std	Std
R4	1	20.5 kΩ	Resistor, Chip, 1/16W, 1%	0402	Std	Std
R6	1	1.27 kΩ	Resistor, Chip, 1/16W, 1%	0402	Std	Std
R7	1	20.5 kΩ	Resistor, Chip, 1/16W, 1%	0402	Std	Std
U1	1	TPS56221D QP	25 A, 600 kHz, synchronous buck converter			TI



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- (£) Metalized features are supplier options and may not be on the package.



4211024/C 04/11

DQP (R-PSON-N22)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: A. All linear dimensions are in millimeters

Top View

Exposed Thermal Pad Dimensions

DQP (R-PSON-N22)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.







28-Mar-2011

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TPS56221DQPR	ACTIVE	SON	DQP	22	2500	Pb-Free (RoHS Exempt)	CU SN	Level-2-260C-1 YEAR	
TPS56221DQPT	ACTIVE	SON	DQP	22	250	Pb-Free (RoHS Exempt)	CU SN	Level-2-260C-1 YEAR	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Apr-2011


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


7 ili dimensione die nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS56221DQPR	SON	DQP	22	2500	330.0	12.4	5.3	6.3	1.8	8.0	12.0	Q1
TPS56221DQPT	SON	DQP	22	250	180.0	12.4	5.3	6.3	1.8	8.0	12.0	Q1

www.ti.com 14-Apr-2011



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS56221DQPR	SON	DQP	22	2500	346.0	346.0	29.0
TPS56221DQPT	SON	DQP	22	250	190.5	212.7	31.8



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.

 The Pin 1 identifiers are either a molded, marked, or metal feature.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications			
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications		
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers		
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps		
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy		
DSP	dsp.ti.com	Industrial	www.ti.com/industrial		
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical		
Interface	interface.ti.com	Security	www.ti.com/security		
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps		
RF/IF and ZigBee® Solutions	www.ti.com/lprf				

TI E2E Community Home Page

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com