



# PCF85063ATL

## Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus

Rev. 0.07 — 5 April 2012

Objective data sheet

### 1. General description

---

The PCF85063ATL is a CMOS<sup>1</sup> Real-Time Clock (RTC) and calendar optimized for low power consumption. An offset register allows fine-tuning of the clock. All addresses and data are transferred serially via the two-line bidirectional I<sup>2</sup>C-bus. Maximum bus speed is 400 kbit/s. The register address is incremented automatically after each written or read data byte.

### 2. Features and benefits

---

- Provides year, month, day, weekday, hours, minutes, and seconds based on a 32.768 kHz quartz crystal
- Clock operating voltage: 0.9 V to 5.5 V
- Low current; typical 0.27  $\mu$ A at  $V_{DD} = 3.0$  V and  $T_{amb} = 25$  °C
- 400 kHz two-line I<sup>2</sup>C-bus interface (at  $V_{DD} = 1.8$  V to 5.5 V)
- Programmable clock output for peripheral devices (32.768 kHz, 16.384 kHz, 8.192 kHz, 4.096 kHz, 2.048 kHz, 1.024 kHz, and 1 Hz)
- Selectable integrated oscillator load capacitors for  $C_L = 7$  pF or  $C_L = 12.5$  pF
- Alarm function
- Countdown timer
- Minute and half minute interrupt
- Internal Power-On Reset (POR)
- Programmable offset register for frequency adjustment

### 3. Applications

---

- Digital still camera
- Digital video camera
- Printers
- Copy machines
- Mobile equipment
- Battery powered devices

---

1. The definition of the abbreviations and acronyms used in this data sheet can be found in [Section 18](#).

## 4. Ordering information

Table 1. Ordering information

Type number	Package		Version
	Name	Description	
PCF85063ATL	HXSON10	plastic thermal enhanced extremely thin small outline package; no leads; 10 terminals; body 2.6 × 2.6 × 0.5 mm	SOT1197-1

## 5. Marking

Table 2. Marking codes

Type number	Marking code
PCF85063ATL	063A

## 6. Block diagram





Fig 1. Block diagram of PCF85063ATL

## 7. Pinning information

### 7.1 Pinning



### 7.2 Pin description

**Table 3. Pin description**

Symbol	Pin	Type	Description
OSCI	1	input	oscillator input
OSCO	2	output	oscillator output
CLKOE	3	input	CLKOUT enable or disable pin; enable is active HIGH
$\overline{\text{INT}}$	4	output	interrupt output (open drain)
V <sub>SS</sub>	5 <sup>[1]</sup>	supply	ground supply voltage
SDA	6	input/output	serial data line
SCL	7	input	serial clock input
n.c.	8	-	not connected
CLKOUT	9	output	clock output (push-pull)
V <sub>DD</sub>	10	supply	supply voltage

[1] The die paddle (exposed pad) is connected to V<sub>SS</sub> and should be electrically isolated.

## 8. Functional description

The PCF85063ATL contains 18 8-bit registers with an auto-incrementing register address, an on-chip 32.768 kHz oscillator with integrated capacitors, a frequency divider which provides the source clock for the Real-Time Clock (RTC) and calendar and a 400 kHz I<sup>2</sup>C-bus interface. All registers (see [Table 4](#)) are designed as addressable 8-bit parallel registers although not all bits are implemented. The first two registers (memory address 00h and 01h) are used as control and status register. The register at address 02h is an offset register allowing the fine-tuning of the clock; and at 03h is a free RAM byte. The addresses 04h through 0Ah are used as counters for the clock function (seconds up to years counters). Address locations 0Bh through 0Fh contain alarm registers which define the conditions for an alarm. The registers at 10h and 11h are for the timer function.

The Seconds, Minutes, Hours, Days, Months and Years as well as the corresponding alarm registers are all coded in Binary Coded Decimal (BCD) format. When one of the RTC registers is written or read, the contents of all time counters are frozen. Therefore, faulty writing or reading of the clock and calendar during a carry condition is prevented.

### 8.1 Register organization

**Table 4. Register overview**

Bit positions labeled as - are not implemented. After reset, all register are set according to [Table 7](#).

Address	Register name	Bit							
		7	6	5	4	3	2	1	0
<b>Control and status registers</b>									
00h	Control_1	EXT_TEST	-	STOP	SR	-	CIE	12_24	CAP_SEL
01h	Control_2	AIE	AF	MI	HMI	TF	COF[2:0]		
02h	Offset	MODE	OFFSET[6:0]						
03h	RAM_byte	B[7:0]							
<b>Time and date registers</b>									
04h	Seconds	OS	SECONDS (0 to 59)						
05h	Minutes	-	MINUTES (0 to 59)						
06h	Hours	-	-	AMPM	HOURS (1 to 12) in 12 h mode				
					HOURS (0 to 23) in 24 h mode				
07h	Days	-	-	DAYS (1 to 31)					
08h	Weekdays	-	-	-	-	-	WEEKDAYS (0 to 6)		
09h	Months	-	-	-	MONTHS (1 to 12)				
0Ah	Years	YEARS (0 to 99)							
<b>Alarm registers</b>									
0Bh	Second_alarm	AE_S	SECOND_ALARM (0 to 59)						
0Ch	Minute_alarm	AE_M	MINUTE_ALARM (0 to 59)						
0Dh	Hour_alarm	AE_H	-	AMPM	HOUR_ALARM (1 to 12) in 12 h mode				
					HOUR_ALARM (0 to 23) in 24 h mode				
0Eh	Day_alarm	AE_D	-	DAY_ALARM (1 to 31)					
0Fh	Weekday_alarm	AE_W	-	-	-	-	WEEKDAY_ALARM (0 to 6)		

**Table 4. Register overview ...continued**

Bit positions labeled as - are not implemented. After reset, all register are set according to [Table 7](#).

Address	Register name	Bit							
		7	6	5	4	3	2	1	0
<b>Timer registers</b>									
10h	Timer value	T[7:0]							
11h	Timer mode	-	-	-	TCF[1:0]	TE	TIE	TI_TP	

## 8.2 Control registers

### 8.2.1 Register Control\_1

**Table 5. Control\_1 - control and status register 1 (address 00h) bit description**

Bit	Symbol	Value	Description
7	EXT_TEST	0 <sup>[1]</sup>	normal mode
		1	external clock test mode
6		0	unused
5	STOP	0 <sup>[1]</sup>	RTC clock runs
		1	RTC clock is stopped; all RTC divider chain flip-flops are asynchronously set logic 0; the RTC clock is stopped
4	SR	0 <sup>[1]</sup>	no software reset
		1	initiate software reset <sup>[2]</sup> ; this register always returns a 0 when read
3	-	0	unused
2	CIE	0 <sup>[1]</sup>	no correction interrupt generated
		1	interrupt pulses are generated at every correction cycle
1	12_24	0 <sup>[1]</sup>	24 hour mode is selected
		1	12 hour mode is selected
0	CAP_SEL		internal oscillator capacitor selection for quartz crystals with a corresponding load capacitance
		0 <sup>[1]</sup>	7 pF
		1	12.5 pF

[1] Default value.

[2] For a software reset, 01011000 (58h) must be sent to register Control\_1 (see [Section 8.2.1.3](#)).

#### 8.2.1.1 EXT\_TEST: external clock test mode

A test mode is available which allows for on-board testing. In this mode, it is possible to set up test conditions and control the operation of the RTC.

The test mode is entered by setting bit EXT\_TEST in register Control\_1. Then pin CLKOUT becomes an input. The test mode replaces the internal clock signal with the signal applied to pin CLKOUT.

The signal applied to pin CLKOUT should have a minimum pulse width of 300 ns and a maximum period of 1000 ns. The internal clock, now sourced from CLKOUT, is divided down to 1 Hz by a 2<sup>6</sup> divide chain called a prescaler. The prescaler can be set into a known state by using bit STOP. When bit STOP is set, the prescaler is reset to 0. (STOP must be cleared before the prescaler can operate again.)

From a stop condition, the first 1 second increment will take place after 32 positive edges on pin CLKOUT. Thereafter, every 64 positive edges cause a 1 second increment.

**Remark:** Entry into test mode is not synchronized to the internal 64 Hz clock. When entering the test mode, no assumption as to the state of the prescaler can be made.

Operation example:

1. Set EXT\_TEST test mode (register Control\_1, bit EXT\_TEST = 1).
2. Set STOP (Control\_1, bit STOP = 1).
3. Clear STOP (Control\_1, bit STOP = 0).
4. Set time registers to desired value.
5. Apply 32 clock pulses to pin CLKOUT.
6. Read time registers to see the first change.
7. Apply 64 clock pulses to pin CLKOUT.
8. Read time registers to see the second change.

Repeat 7 and 8 for additional increments.

### 8.2.1.2 STOP: RTC clock stop

The function of the STOP bit (see [Figure 3](#)) is to allow for accurate starting of the time circuits. The STOP bit function will cause the upper part of the prescaler (F<sub>2</sub> to F<sub>14</sub>) to be held in reset and thus no 1 Hz ticks will be generated. It also stops the output of clock frequencies lower than 4 kHz on pin CLKOUT.




Fig 3. STOP bit functional diagram

The time circuits can then be set and do not increment until the STOP bit is released (see [Figure 4](#) and [Table 6](#)).


Table 6. First increment of time circuits after STOP bit release

Bit	Prescaler bits <a href="#">[1]</a>	1 Hz tick	Time	Comment
STOP	F <sub>0</sub> F <sub>1</sub> -F <sub>2</sub> to F <sub>14</sub>		hh:mm:ss	
<b>Clock is running normally</b>				
0	01-0 0001 1101 0100		12:45:12	prescaler counting normally
<b>STOP bit is activated by user. F<sub>0</sub>F<sub>1</sub> are not reset and values cannot be predicted externally</b>				
1	XX-0 0000 0000 0000		12:45:12	prescaler is reset; time circuits are frozen
<b>New time is set by user</b>				
1	XX-0 0000 0000 0000		08:00:00	prescaler is reset; time circuits are frozen
<b>STOP bit is released by user</b>				
0	XX-0 0000 0000 0000		08:00:00	prescaler is now running
	XX-1 0000 0000 0000		08:00:00	-
	XX-0 1000 0000 0000		08:00:00	-
	XX-1 1000 0000 0000		08:00:00	-
	:		:	:
	11-1 1111 1111 1110		08:00:00	-
	00-0 0000 0000 0001		08:00:01	0 to 1 transition of F <sub>14</sub> increments the time circuits
	10-0 0000 0000 0001		08:00:01	-
	:		:	:
	11-1 1111 1111 1111		08:00:01	-
	00-0 0000 0000 0000		08:00:01	-
	10-0 0000 0000 0000		08:00:01	-
	:		:	:
	11-1 1111 1111 1110		08:00:01	-
	00-0 0000 0000 0001		08:00:02	0 to 1 transition of F <sub>14</sub> increments the time circuits

013aaa076

[1] F<sub>0</sub> is clocked at 32.768 kHz.

The lower two stages of the prescaler (F<sub>0</sub> and F<sub>1</sub>) are not reset. Because the I<sup>2</sup>C-bus is asynchronous to the crystal oscillator, the accuracy of restarting the time circuits is between zero and one 8.192 kHz cycle (see [Figure 4](#)).



The first increment of the time circuits is between 0.507813 s and 0.507935 s after STOP bit is released. The uncertainty is caused by the prescaler bits F<sub>0</sub> and F<sub>1</sub> not being reset (see [Table 6](#)) and the unknown state of the 32 kHz clock.

8.2.1.3 SR: Software reset

A reset is automatically generated at power-on. A reset can also be initiated with the software reset command. Software reset command means setting bits 6, 4, and 3 in register Control\_1 (00h) logic 1 and all other bits logic 0 by sending the bit sequence 01011000 (58h), see [Figure 5](#).




Fig 5. Software reset command

In the reset state, the I<sup>2</sup>C-bus logic is initialized including the address pointer and all registers are set according to [Table 7](#). I<sup>2</sup>C-bus communication is not possible during reset.

Table 7. Register reset values

Address	Register name	Bit							
		7	6	5	4	3	2	1	0
00h	Control_1	0	0	0	0	0	0	0	0
01h	Control_2	0	0	0	0	0	0	0	0
02h	Offset	0	0	0	0	0	0	0	0
03h	RAM_byte	0	0	0	0	0	0	0	0
04h	Seconds	1	0	0	0	0	0	0	0
05h	Minutes	0	0	0	0	0	0	0	0
06h	Hours	0	0	0	0	0	0	0	0
07h	Days	0	0	0	0	0	0	0	1
08h	Weekdays	0	0	0	0	0	1	1	0
09h	Months	0	0	0	0	0	0	0	1
0Ah	Years	0	0	0	0	0	0	0	0
0Bh	Second_alarm	1	0	0	0	0	0	0	0
0Ch	Minute_alarm	1	0	0	0	0	0	0	0
0Dh	Hour_alarm	1	0	0	0	0	0	0	0
0Eh	Day_alarm	1	0	0	0	0	0	0	0
0Fh	Weekday_alarm	1	0	0	0	0	0	0	0
10h	Timer value	0	0	0	0	0	0	0	0
11h	Timer mode	0	0	0	1	1	0	0	0




8.2.2 Register Control\_2

Table 8. Control\_2 - control and status register 2 (address 01h) bit description

Bit	Symbol	Value	Description
7	AIE	0[1]	alarm interrupt disabled
		1	alarm interrupt enabled
6	AF	0[1]	read: alarm flag inactive write: alarm flag is cleared
		1	read: alarm flag active write: alarm flag remains unchanged
5	MI	0[1]	minute interrupt disabled
		1	minute interrupt enabled
4	HMI	0[1]	half minute interrupt disabled
		1	half minute interrupt enabled
3	TF	0[1]	no timer interrupt has been generated
		1	flag set when timer interrupt generated
2 to 0	COF[2:0]	see Table 10	CLKOUT control

[1] Default value.

8.2.2.1 Alarm interrupt



10


Fig 6. Interrupt scheme

**AIE:** This bit activates or deactivates the generation of an interrupt when AF is asserted, respectively.

**AF:** When an alarm occurs, AF is set logic 1. This bit maintains its value until overwritten using the interface. To prevent one flag being overwritten while clearing another, a logic AND is performed during a write access.

**8.2.2.2 MI and HMI: minute and half minute interrupt**

The minute interrupt (bit MI) and half minute interrupt (bit HMI) are pre-defined timers for generating periodic interrupts; see Figure 7. The timers are running in sync with the seconds counter (see Table 18). When starting MI, the first interrupt will be generated after 1 to 59 seconds; when starting HMI, the first interrupt will be generated after 1 to 29 seconds. Subsequent periods do not have such a delay. The timers can be enabled independently from one another. However, a minute interrupt enabled on top of a half minute interrupt will not be distinguishable.



**Table 9. Effect of bits MI and HMI on INT generation**

Minute interrupt (bit MI)	Half minute interrupt (bit HMI)	Result
0	0	no interrupt generated
1	0	an interrupt every minute
0	1	an interrupt every 30 s
1	1	an interrupt every 30 s

The duration of the timer is affected by the register Offset (see Section 8.2.3). Only when the Offset has the value 00h the periods are consistent.

**8.2.2.3 TF: timer flag**

The timer flag (bit TF) is set logic 1 on the first trigger of MI, HMI or the countdown timer. The purpose of the flag is to allow the controlling system to interrogate what caused the interrupt: timer or alarm. The flag can be read and cleared by the interface.

The status of the timer flag TF can affect the INT pulse generation depending on the setting of TI\_TP (see Section 8.6.2):

- When TI\_TP is set logic 1
  - an INT pulse is generated independent of the status of the timer flag TF
  - TF stays set until it is cleared

- TF does not affect  $\overline{\text{INT}}$
- the countdown timer runs in a repetitive loop and keeps generating timed periods.
- When TI\_TP is set logic 0
  - the  $\overline{\text{INT}}$  generation follows the TF flag
  - TF stays set until it is cleared
  - If TF is not cleared before the next coming interrupt no  $\overline{\text{INT}}$  is generated
  - the countdown timer stops after the first countdown.

#### 8.2.2.4 COF[2:0]: Clock output frequency

A programmable square wave is available at pin CLKOUT. Operation is controlled by the COF[2:0] bits in the register Control\_2. Frequencies of 32.768 kHz (default) down to 1 Hz can be generated for use as a system clock, microcontroller clock, input to a charge pump, or for calibration of the oscillator.

Pin CLKOUT is an open-drain output and enabled at power-on. When disabled the output is high-impedance.

The duty cycle of the selected clock is not controlled. However, due to the nature of the clock generation, all are 50 : 50 except the 32.768 kHz frequencies.

The STOP bit function can also affect the CLKOUT signal, depending on the selected frequency. When the STOP bit is set logic 1, the CLKOUT pin generates a continuous LOW for those frequencies that can be stopped. For more details of the STOP bit function, see [Section 8.2.1.2](#).

**Table 10. CLKOUT frequency selection**

Bits COF[2:0]	CLKOUT frequency (Hz)	Typical duty cycle <sup>[1]</sup>	Effect of STOP bit
000 <sup>[2]</sup>	32768	60 : 40 to 40 : 60	no effect
001	16384	50 : 50	no effect
010	8192	50 : 50	no effect
011	4096	50 : 50	CLKOUT = LOW
100	2048	50 : 50	CLKOUT = LOW
101	1024	50 : 50	CLKOUT = LOW
110	1 <sup>[3]</sup>	50 : 50	CLKOUT = LOW
111	CLKOUT = LOW	-	-

[1] Duty cycle definition: % HIGH-level time : % LOW-level time.

[2] Default value.

[3] 1 Hz clock pulses are affected by offset correction pulses.

#### 8.2.3 Register Offset

The PCF85063ATL incorporates an offset register (address 02h) which can be used to implement several functions, such as:

- Accuracy tuning
- Ageing adjustment
- Temperature compensation

**Table 11. Offset - offset register (address 02h) bit description**

Bit	Symbol	Value	Description
7	MODE	0 <sup>[1]</sup>	normal mode: offset is made once every two hours
		1	course mode: offset is made every 4 minutes
6 to 0	OFFSET[6:0]	see <a href="#">Table 12</a>	offset value

[1] Default value.

Each LSB will introduce an offset of 4.34 ppm for MODE = 0 and 4.069 ppm for MODE = 1. The values of 4.34 ppm and 4.069 ppm are based on a nominal 32.768 kHz clock. The offset value is coded in two's complement giving a range of +63 LSB to -64 LSB.

**Table 12. Offset values**

OFFSET[6:0]	Offset value in decimal	Offset value in ppm	
		Normal mode MODE = 0	Fast mode MODE = 1
0111111	+63	+273.420	+256.347
0111110	+62	+269.080	+252.278
:	:	:	:
0000010	+2	+8.680	+8.138
0000001	+1	+4.340	+4.069
0000000 <sup>[1]</sup>	0	0 <sup>[1]</sup>	0 <sup>[1]</sup>
1111111	-1	-4.340	-4.069
1111110	-2	-8.680	-8.138
:	:	:	:
1000001	-63	-273.420	-256.347
1000000	-64	-277.760	-260.416

[1] Default value.

The correction is made by adding or subtracting clock correction pulses, thereby changing the period of a single second but not by changing the oscillator frequency.

It is possible to monitor when correction pulses are applied. To enable correction interrupt generation, bit CIE (register Control\_1) has to be set logic 1. At every correction cycle a  $\frac{1}{1024}$  s pulse will be generated on pin INT. In the case that multiple correction pulses are applied, a  $\frac{1}{1024}$  s interrupt pulse will be generated for each correction pulse applied.

### 8.2.3.1 Correction when MODE = 0

The correction is triggered once every two hours and then correction pulses are applied once per minute until the programmed correction values have been implemented.

**Table 13. Correction pulses for MODE = 0**

Correction value	Hour	Minute	Correction pulses on INT1 per minute <sup>[1]</sup>
+1 or -1	02	00	1
+2 or -2	02	00 and 01	1
+3 or -3	02	00, 01, and 02	1
:	:	:	:
+59 or -59	02	00 to 58	1
+60 or -60	02	00 to 59	1
+61 or -61	02	00 to 59	1
	03	00	1
+62 or -62	02	00 to 59	1
	03	00 and 01	1
+63 or -63	02	00 to 59	1
	03	00, 01, and 02	1
-64	02	00 to 59	1
	03	00, 01, 02, and 03	1

[1] The correction pulses on pin  $\overline{\text{INT1}}$  are  $\frac{1}{64}$  s wide.

In MODE = 0, any timer or clock output using a frequency below 64 Hz will be affected by the clock correction (see [Table 14](#)).

**Table 14. Effect of correction pulses for MODE = 0**

Frequency (Hz)	Effect of correction
<b>CLKOUT</b>	
32768	no effect
16384	no effect
8192	no effect
4096	no effect
2048	no effect
1024	no effect
1	affected
<b>Timer source clock</b>	
4096	no effect
64	no effect
1	affected
$\frac{1}{60}$	affected

8.2.3.2 Correction when MODE = 1

The correction is triggered once every four minutes and then correction pulses are applied once per second up to a maximum of 60 pulses. When correction values greater than 60 pulses are used, additional correction pulses are made in the 59<sup>th</sup> second.

Clock correction is made more frequently in MODE = 1; however, this can result in higher power consumption.

Table 15. Correction pulses for MODE = 1

Correction value	Minute	Second	Correction pulses on INT1 per second <sup>[1]</sup>
+1 or -1	02	00	1
+2 or -2	02	00 and 01	1
+3 or -3	02	00, 01, and 02	1
:	:	:	:
+59 or -59	02	00 to 58	1
+60 or -60	02	00 to 59	1
+61 or -61	02	00 to 58	1
	02	59	2
+62 or -62	02	00 to 58	1
	02	59	2
+63 or -63	02	00 to 58	1
	02	59	4
-64	02	00 to 58	1
	02	59	5

[1] The correction pulses on pin INT1 are  $\frac{1}{1024}$  s wide. For multiple pulses they are repeated at an interval of  $\frac{1}{512}$  s.

In MODE = 1, any timer source clock using a frequency below 4.096 kHz will be also affected by the clock correction (see [Table 16](#)).

Table 16. Effect of correction pulses for MODE = 1

Frequency (Hz)	Effect of correction
<b>CLKOUT</b>	
32768	no effect
16384	no effect
8192	no effect
4096	no effect
2048	no effect
1024	no effect
1	affected
<b>Timer source clock</b>	
4096	no effect
64	affected
1	affected
$\frac{1}{60}$	affected

8.2.3.3 Offset calibration workflow

The calibration offset has to be calculated based on the time. [Figure 8](#) shows the workflow how the offset register values can be calculated:




Fig 8. Offset calibration calculation workflow

8.2.4 Register: RAM\_byte

The PCF85063ATL provides a free RAM byte, which can be used for any purpose, e.g. status bytes of the system.

Table 17. RAM\_byte - 8 bit RAM register (address 03h) bit description

Bit	Symbol	Value	Description
7 to 0	B[7:0]	00000000 <sup>[1]</sup> to 11111111	RAM content

[1] Default value.

## 8.3 Time and date registers

The majority of the registers are coded in the BCD format to simplify application use.

### 8.3.1 Register Seconds

**Table 18. Seconds - seconds register (address 04h) bit description**

Bit	Symbol	Value	Place value	Description
7	OS	0	-	clock integrity is guaranteed
		1 <sup>[1]</sup>	-	clock integrity is not guaranteed; oscillator has stopped or has been interrupted
6 to 4	SECONDS	0 <sup>[1]</sup> to 5	ten's place	actual seconds coded in BCD format, see <a href="#">Table 19</a>
3 to 0		0 <sup>[1]</sup> to 9	unit place	

[1] Default value.

**Table 19. Seconds coded in BCD format**

Seconds value in decimal	Upper-digit (ten's place)			Digit (unit place)			
	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00 <sup>[1]</sup>	0	0	0	0	0	0	0
01	0	0	0	0	0	0	1
02	0	0	0	0	0	1	0
:	:	:	:	:	:	:	:
09	0	0	0	1	0	0	1
10	0	0	1	0	0	0	0
:	:	:	:	:	:	:	:
58	1	0	1	1	0	0	0
59	1	0	1	1	0	0	1

[1] Default value.

#### 8.3.1.1 OS: Oscillator stop

When the oscillator of the PCF85063ATL is stopped, the OS flag is set. The oscillator can be stopped, for example, by connecting one of the oscillator pins OSCI or OSCO to ground. The oscillator is considered to be stopped during the time between power-on and stable crystal resonance. This time can be in the range of 200 ms to 2 s depending on crystal type, temperature and supply voltage.

The flag will remain set until cleared by software (see [Figure 9](#)). If the flag cannot be cleared, then the oscillator is not running. This method can be used to monitor the oscillator and to determine if the supply voltage has reduced to the point where oscillation fails.






Fig 9. OS flag

### 8.3.2 Register Minutes

Table 20. Minutes - minutes register (address 05h) bit description

Bit	Symbol	Value	Place value	Description
7	-	-	-	unused
6 to 4	MINUTES	0 <sup>[1]</sup> to 5	ten's place	actual minutes coded in BCD format
3 to 0		0 <sup>[1]</sup> to 9	unit place	

[1] Default value.

### 8.3.3 Register Hours

Table 21. Hours - hours register (address 06h) bit description

Bit	Symbol	Value	Place value	Description
7 to 6	-	-	-	unused
<b>12 hour mode<sup>[1]</sup></b>				
5	AMPM	0 <sup>[2]</sup>	-	indicates AM
		1	-	indicates PM
4	HOURS	0 <sup>[2]</sup> to 1	ten's place	actual hours in 12 hour mode coded in BCD format
3 to 0		0 <sup>[2]</sup> to 9	unit place	
<b>24 hour mode<sup>[1]</sup></b>				
5 to 4	HOURS	0 <sup>[2]</sup> to 2	ten's place	actual hours in 24 hour mode coded in BCD format
3 to 0		0 <sup>[2]</sup> to 9	unit place	

[1] Hour mode is set by the 12\_24 bit in register Control\_1.

[2] Default value.

### 8.3.4 Register Days

**Table 22. Days - days register (address 07h) bit description**

Bit	Symbol	Value	Place value	Description
7 to 6	-	-	-	unused
5 to 4	DAYS <sup>[1]</sup>	0 <sup>[2]</sup> to 3	ten's place	actual day coded in BCD format
3 to 0		0 <sup>[2]</sup> to 9	unit place	

[1] The PCF85063ATL compensates for leap years by adding a 29th day to February if the year counter contains a value which is exactly divisible by 4, including the year 00.

[2] Default value.

### 8.3.5 Register Weekdays

**Table 23. Weekdays - weekdays register (address 08h) bit description**

Bit	Symbol	Value	Description
7 to 3	-	-	unused
2 to 0	WEEKDAYS	0 to 6	actual weekday values, see <a href="#">Table 24</a>

**Table 24. Weekday assignments**

Day <sup>[1]</sup>	Bit		
	2	1	0
Sunday	0	0	0
Monday	0	0	1
Tuesday	0	1	0
Wednesday	0	1	1
Thursday	1	0	0
Friday	1	0	1
Saturday <sup>[2]</sup>	1	1	0

[1] Definition may be re-assigned by the user.

[2] Default value.

### 8.3.6 Register Months

**Table 25. Months - months register (address 09h) bit description**

Bit	Symbol	Value	Place value	Description
7 to 5	-	-	-	unused
4	MONTHS	0 to 1	ten's place	actual month coded in BCD format, see <a href="#">Table 26</a>
3 to 0		0 to 9	unit place	

**Table 26. Month assignments in BCD format**

Month	Upper-digit (ten's place)	Digit (unit place)			
	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
January <sup>[1]</sup>	0	0	0	0	1
February	0	0	0	1	0
March	0	0	0	1	1
April	0	0	1	0	0
May	0	0	1	0	1
June	0	0	1	1	0
July	0	0	1	1	1
August	0	1	0	0	0
September	0	1	0	0	1
October	1	0	0	0	0
November	1	0	0	0	1
December	1	0	0	1	0

[1] Default value.

### 8.3.7 Register Years

**Table 27. Years - years register (0Ah) bit description**

Bit	Symbol	Value	Place value	Description
7 to 4	YEARS	0 <sup>[1]</sup> to 9	ten's place	actual year coded in BCD format
3 to 0		0 <sup>[1]</sup> to 9	unit place	

[1] Default value.

### 8.4 Setting and reading the time

Figure 10 shows the data flow and data dependencies starting from the 1 Hz clock tick.




Fig 10. Data flow for the time function

During read/write operations, the time counting circuits (memory locations 04h through 0Ah) are blocked.

This prevents

- Faulty reading of the clock and calendar during a carry condition
- Incrementing the time registers, during the read cycle

After this read/write access is completed, the time circuit is released again and any pending request to increment the time counters that occurred during the read/write access is serviced. A maximum of 1 request can be stored; therefore, all accesses must be completed within 1 second (see Figure 11).




Fig 11. Access time for read/write operations

As a consequence of this method, it is very important to make a read or write access in one go, that is, setting or reading seconds through to years should be made in one single access. Failing to comply with this method could result in the time becoming corrupted.

As an example, if the time (seconds through to hours) is set in one access and then in a second access the date is set, it is possible that the time may increment between the two accesses. A similar problem exists when reading. A roll over may occur between reads thus giving the minutes from one moment and the hours from the next.

Recommended method for reading the time:

1. Send a START condition and the slave address for write (A2h).
2. Set the address pointer to 4 (Seconds) by sending 04h.
3. Send a RESTART condition or STOP followed by START.
4. Send the slave address for read (A3h).
5. Read Seconds.
6. Read Minutes.
7. Read Hours.
8. Read Days.
9. Read Weekdays.
10. Read Months.
11. Read Years.
12. Send a STOP condition.

## 8.5 Alarm registers

### 8.5.1 Register Second\_alarm

**Table 28. Second\_alarm - second alarm register (address 0Bh) bit description**

Bit	Symbol	Value	Place value	Description
7	AE_S	0	-	second alarm is enabled
		1 <sup>[1]</sup>	-	second alarm is disabled
6 to 4	SECOND_ALARM	0 <sup>[1]</sup> to 5	ten's place	second alarm information coded in BCD format
3 to 0		0 <sup>[1]</sup> to 9	unit place	

[1] Default value.

### 8.5.2 Register Minute\_alarm

**Table 29. Minute\_alarm - minute alarm register (address 0Ch) bit description**

Bit	Symbol	Value	Place value	Description
7	AE_M	0	-	minute alarm is enabled
		1 <sup>[1]</sup>	-	minute alarm is disabled
6 to 4	MINUTE_ALARM	0 <sup>[1]</sup> to 5	ten's place	minute alarm information coded in BCD format
3 to 0		0 <sup>[1]</sup> to 9	unit place	

[1] Default value.

### 8.5.3 Register Hour\_alarm

Table 30. Hour\_alarm - hour alarm register (address 0Dh) bit description

Bit	Symbol	Value	Place value	Description
7	AE_H	0	-	hour alarm is enabled
		1 <sup>[1]</sup>	-	hour alarm is disabled
6	-	-	-	unused
<b>12 hour mode<sup>[2]</sup></b>				
5	AMPM	0 <sup>[1]</sup>	-	indicates AM
		1	-	indicates PM
4	HOUR_ALARM	0 <sup>[1]</sup> to 1	ten's place	hour alarm information coded in BCD format when in 12 hour mode
3 to 0		0 <sup>[1]</sup> to 9	unit place	
<b>24 hour mode<sup>[2]</sup></b>				
5 to 4	HOUR_ALARM	0 <sup>[1]</sup> to 2	ten's place	hour alarm information coded in BCD format when in 24 hour mode
3 to 0		0 <sup>[1]</sup> to 9	unit place	

[1] Default value.

[2] Hour mode is set by the 12\_24 bit in register Control\_1.

### 8.5.4 Register Day\_alarm

Table 31. Day\_alarm - day alarm register (address 0Eh) bit description

Bit	Symbol	Value	Place value	Description
7	AE_D	0	-	day alarm is enabled
		1 <sup>[1]</sup>	-	day alarm is disabled
6	-	-	-	unused
5 to 4	DAY_ALARM	0 <sup>[1]</sup> to 3	ten's place	day alarm information coded in BCD format
3 to 0		0 <sup>[1]</sup> to 9	unit place	

[1] Default value.

### 8.5.5 Register Weekday\_alarm

Table 32. Weekday\_alarm - weekday alarm register (address 0Fh) bit description

Bit	Symbol	Value	Description
7	AE_W	0	weekday alarm is enabled
		1 <sup>[1]</sup>	weekday alarm is disabled
6 to 3	-	-	unused
2 to 0	WEEKDAY_ALARM	0 <sup>[1]</sup> to 6	weekday alarm information coded in BCD format


[1] Default value.

### 8.5.6 Alarm function

By clearing the alarm enable bit (AE\_x) of one or more of the alarm registers, the corresponding alarm condition(s) are active. When an alarm occurs, AF is set logic 1. The asserted AF can be used to generate an interrupt (INT). The AF is cleared using the interface.

The registers at addresses 0Bh through 0Fh contain alarm information. When one or more of these registers is loaded with second, minute, hour, day or weekday, and its corresponding AE\_x is logic 0, then that information is compared with the current second, minute, hour, day, and weekday. When all enabled comparisons first match, the alarm flag (AF in register Control\_2) is set logic 1.

The generation of interrupts from the alarm function is controlled via bit AIE. If bit AIE is enabled, the INT pin follows the condition of bit AF. AF will remain set until cleared by the interface. Once AF has been cleared, it will only be set again when the time increments to match the alarm condition once more. Alarm registers which have their AE\_x bit at logic 1 are ignored.



## 8.6 Timer registers

The 8-bit countdown timer at address 10h is controlled by the register `Timer_mode` at address 11h.

### 8.6.1 Register `Timer_value`

**Table 33. `Timer_value` - timer value register (address 10h) bit description**

Bit	Symbol	Value	Description
7 to 0	T[7:0]	0h <sup>[1]</sup> to FFh	countdown period in seconds: $CountdownPeriod = \frac{n}{SourceClockFrequency}$ where n is the countdown value

[1] Default value.

### 8.6.2 Register `Timer_mode`

**Table 34. `Timer_mode` - timer control register (address 11h) bit description**

Bit	Symbol	Value	Description
7 to 5	-	-	unused
4 to 3	TCF[1:0]		<b>timer clock frequency</b>
		00	4.096 kHz timer source clock
		01	64 Hz timer source clock
		10	1 Hz timer source clock
		11 <sup>[1]</sup>	1/60 Hz timer source clock
2	TE		<b>timer enable</b>
		0 <sup>[1]</sup>	timer is disabled
		1	timer is enabled
1	TIE		<b>timer interrupt enable</b>
		0 <sup>[1]</sup>	no interrupt generated from timer
		1	interrupt generated from timer
0	TI_TP <sup>[2]</sup>		<b>timer interrupt mode</b>
		0 <sup>[1]</sup>	interrupt follows timer flag
		1	interrupt generates a pulse

[1] Default value.

[2] How the setting of `TI_TP` and the timer flag `TF` can affect the  $\overline{INT}$  pulse generation is explained in [Section 8.2.2.3 on page 10](#).

### 8.6.3 Timer functions

The timer has four selectable source clocks allowing for countdown periods in the range from 244  $\mu$ s to 4 h 15 min. For periods greater than 4 hours, the alarm function can be used.



**Table 35. Timer clock frequency and timer durations**


TCF[1:0]	Timer source clock frequency <sup>[1]</sup>	Delay	
		Minimum timer duration n = 1	Maximum timer duration n = 255
00	4.096 kHz	244 μs	62.256 ms
01	64 Hz	15.625 ms	3.984 s
10	1 Hz <sup>[2]</sup>	1 s	255 s
11	1/60 Hz <sup>[2]</sup>	60 s	4 h 15 min

[1] When not in use, TCF must be set to 1/60 Hz for power saving.

[2] Time periods can be affected by correction pulses.

**Remark:** Note that all timings which are generated from the 32.768 kHz oscillator are based on the assumption that there is 0 ppm deviation. Deviation in oscillator frequency will result in deviation in timings. This is not applicable to interface timing.

The timer counts down from a software-loaded 8-bit binary value, n, in register Timer\_value. Loading the counter with 0 stops the timer. Values from 1 to 255 are valid. When the counter reaches 1, the timer flag (bit TF in register Control\_2) will be set and the counter automatically re-loads and starts the next timer period. Reading the timer will return the current value of the countdown counter (see [Figure 13](#)).



If a new value of n is written before the end of the current timer period, then this value will take immediate effect. NXP does not recommend changing n without first disabling the counter by setting bit TE logic 0. The update of n is asynchronous to the timer clock, therefore changing it without setting bit TE logic 0 may result in a corrupted value loaded into the countdown counter which results in an undetermined countdown period for the first period. The countdown value n will, however, be correctly stored and correctly loaded on subsequent timer periods.

When the TIE flag is set, an interrupt signal on  $\overline{\text{INT}}$  will be generated provided that this mode is enabled. See [Section 8.2.2](#) for details on how the interrupt can be controlled.

When starting the timer for the first time, the first period will have an uncertainty which is a result of the enable instruction being generated from the interface clock which is asynchronous from the timer source clock. Subsequent timer periods will have no such delay. The amount of delay for the first timer period will depend on the chosen source clock, see [Table 36](#).

**Table 36. First period delay for timer counter value n**

Timer source clock	Minimum timer period	Maximum timer period
4.096 kHz	n	n + 1
64 Hz	n	n + 1
1 Hz	$(n - 1) + \frac{1}{64}$ Hz	$n + \frac{1}{64}$ Hz
$\frac{1}{60}$ Hz	$(n - 1) + \frac{1}{64}$ Hz	$n + \frac{1}{64}$ Hz

At the end of every countdown, the timer sets the countdown timer flag (bit TF in register Control\_2). Bit TF can only be cleared by software. The asserted bit TF can be used to generate an interrupt at pin  $\overline{\text{INT}}$ . The interrupt may be generated as a pulsed signal every countdown period or as a permanently active signal which follows the condition of bit TF. Bit TI\_TP is used to control this mode selection and the interrupt output may be disabled with bit TIE, see [Table 34](#).

When reading the timer, the current countdown value is returned and **not** the initial value n. Since it is not possible to freeze the countdown timer counter during read back, it is recommended to read the register twice and check for consistent results.

Timer source clock frequency selection of 1 Hz and  $\frac{1}{60}$  Hz will be affected by the Offset\_register. The duration of a program period will vary according to when the offset is initiated. For example, if a 100 s timer is set using the 1 Hz clock as source, then some 100 s periods will contain correction pulses and therefor be longer or shorter depending on the setting of the Offset\_register. See [Section 8.2.3](#) to understand the operation of the Offset\_register.

### 8.6.3.1 Countdown timer interrupts

The pulse generator for the countdown timer interrupt uses an internal clock and is dependent on the selected source clock for the countdown timer and on the countdown value n. As a consequence, the width of the interrupt pulse varies (see [Table 37](#)).

**Table 37.  $\overline{\text{INT}}$  operation<sup>[1]</sup>**

Source clock (Hz)	$\overline{\text{INT}}$ period (s)	
	n = 1 <sup>[2]</sup>	n > 1 <sup>[2]</sup>
4096	$\frac{1}{8192}$	$\frac{1}{4096}$
64	$\frac{1}{128}$	$\frac{1}{64}$
1	$\frac{1}{64}$	$\frac{1}{64}$
$\frac{1}{60}$	$\frac{1}{64}$	$\frac{1}{64}$

[1] TF and  $\overline{\text{INT}}$  become active simultaneously.

[2] n = loaded countdown value. Timer stops when n = 0.

## 9. Characteristics of the I<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a Serial DATA line (SDA) and a Serial CLOCK line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

### 9.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse, as changes in the data line at this time will be interpreted as a control signal (see [Figure 14](#)).




Fig 14. Bit transfer

### 9.2 START and STOP conditions

Both data and clock lines remain HIGH when the bus is not busy.

A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition - S.

A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition - P (see [Figure 15](#)).




Fig 15. Definition of START and STOP conditions

### 9.3 System configuration

A device generating a message is a transmitter; a device receiving a message is a receiver. The device that controls the message is the master; and the devices which are controlled by the master are the slaves (see [Figure 16](#)).




Fig 16. System configuration

### 9.4 Acknowledge

The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited. Each byte of eight bits is followed by an acknowledge cycle.

- A slave receiver, which is addressed, must generate an acknowledge after the reception of each byte.
- Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.
- The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration).
- A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.

Acknowledgement on the I<sup>2</sup>C-bus is shown in [Figure 17](#).




Fig 17. Acknowledgement on the I<sup>2</sup>C-bus

## 9.5 I<sup>2</sup>C-bus protocol

### 9.5.1 Addressing

Before any data is transmitted on the I<sup>2</sup>C-bus, the device which should respond is addressed first. The addressing is always carried out with the first byte transmitted after the start procedure.

The PCF85063ATL acts as a slave receiver or slave transmitter. Therefore the clock signal SCL is only an input signal, but the data signal SDA is a bidirectional line.

Two slave addresses bytes (slave address with R/W bit) are reserved for the PCF85063ATL:

- Read: A3h (10100011)
- Write: A2h (10100010)


The PCF85063ATL slave address is illustrated in [Table 38](#).



**Table 38. I<sup>2</sup>C slave address byte**

Bit	Slave address							0 LSB R/W
	7 MSB	6	5	4	3	2	1	
	1	0	1	0	0	0	1	


### 9.5.2 Clock and calendar READ or WRITE cycles

The I<sup>2</sup>C-bus configuration for the different PCF85063ATL READ and WRITE cycles is shown in [Figure 18](#), [Figure 19](#), and [Figure 20](#). The register address is a 4-bit value that defines which register is to be accessed next. The upper four bits of the register address are not used.





## 10. Internal circuitry



## 11. Limiting values

**Table 39. Limiting values**

*In accordance with the Absolute Maximum Rating System (IEC 60134).*

Symbol	Parameter	Conditions	Min	Max	Unit	
V <sub>DD</sub>	supply voltage		-0.5	+6.5	V	
I <sub>DD</sub>	supply current		-50	+50	mA	
V <sub>I</sub>	input voltage	on pins SCL, SDA, and OSCI	-0.5	+6.5	V	
V <sub>O</sub>	output voltage		-0.5	+6.5	V	
I <sub>I</sub>	input current	at any input	-10	+10	mA	
I <sub>O</sub>	output current	at any output	-10	+10	mA	
P <sub>tot</sub>	total power dissipation		-	300	mW	
V <sub>ESD</sub>	electrostatic discharge voltage	HBM	[1]	-	±5000	V
		CDM	[2]	-	±1750	V
I <sub>lu</sub>	latch-up current		[3]	-	200	mA
T <sub>stg</sub>	storage temperature		[4]	-65	+150	°C
T <sub>amb</sub>	ambient temperature	operating device		-40	+85	°C

[1] Pass level; Human Body Model (HBM) according to [Ref. 6 "JESD22-A114"](#).

[2] Pass level; Charged-Device Model (CDM), according to [Ref. 7 "JESD22-C101"](#).

[3] Pass level; latch-up testing, according to [Ref. 8 "JESD78"](#) at maximum ambient temperature (T<sub>amb(max)</sub>).

[4] According to the NXP store and transport requirements (see [Ref. 10 "NX3-00092"](#)) the devices have to be stored at a temperature of +8 °C to +45 °C and a humidity of 25 % to 75 %. For long term storage products deviant conditions are described in that document.



## 12. Static characteristics

**Table 40. Static characteristics**

$V_{DD} = 1.8\text{ V to }5.5\text{ V}$ ;  $V_{SS} = 0\text{ V}$ ;  $T_{amb} = -40\text{ °C to }+85\text{ °C}$ ;  $f_{osc} = 32.768\text{ kHz}$ ; quartz  $R_s = 40\text{ k}\Omega$ ;  $C_L = 8\text{ pF}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Supplies</b>						
$V_{DD}$	supply voltage	interface inactive; $f_{SCL} = 0\text{ Hz}$	[1] 0.9	-	5.5	V
		interface active; $f_{SCL} = 400\text{ kHz}$	[1] 1.8	-	5.5	V
$I_{DD}$	supply current	interface inactive ( $f_{SCL} = 0\text{ Hz}$ ); CLKOUT disabled	[2]			
		$T_{amb} = 25\text{ °C}$				
		$V_{DD} = 5.0\text{ V}$	-	290	550	nA
		$V_{DD} = 3.0\text{ V}$	-	270	500	nA
		$V_{DD} = 2.0\text{ V}$	-	270	450	nA
		$T_{amb} = -40\text{ °C to }+85\text{ °C}$	[2]			
		$V_{DD} = 5.0\text{ V}$	-	325	750	nA
		$V_{DD} = 3.0\text{ V}$	-	325	650	nA
		$V_{DD} = 2.0\text{ V}$	-	300	600	nA
		interface active				
$f_{SCL} = 400\text{ kHz}$	-	-	800	$\mu\text{A}$		
$f_{SCL} = 100\text{ kHz}$	-	-	200	$\mu\text{A}$		
<b>Inputs[3]</b>						
$V_{IL}$	LOW-level input voltage		$V_{SS}$	-	$0.3V_{DD}$	V
$V_{IH}$	HIGH-level input voltage		$0.7V_{DD}$	-	$V_{DD}$	V
$I_{LI}$	input leakage current	$V_I = V_{SS}\text{ or }V_{DD}$	-	0	-	$\mu\text{A}$
		in case of an ESD event	-1	-	+1	$\mu\text{A}$
$C_i$	input capacitance		[4] -	-	7	pF

**Table 40. Static characteristics ...continued**

$V_{DD} = 1.8\text{ V to }5.5\text{ V}$ ;  $V_{SS} = 0\text{ V}$ ;  $T_{amb} = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$ ;  $f_{osc} = 32.768\text{ kHz}$ ; quartz  $R_s = 40\text{ k}\Omega$ ;  $C_L = 8\text{ pF}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Outputs</b>						
$I_{OL}$	LOW-level output current	output sink current; $V_{OL} = 0.4\text{ V}$ ; $V_{DD} = 5\text{ V}$ ; on pin SDA	3	-	-	mA
$I_{LO}$	output leakage current	$V_O = V_{SS}$ or $V_{DD}$	-	0	-	$\mu\text{A}$
		in case of an ESD event	-1	-	+1	$\mu\text{A}$
$C_{L(itg)}$	integrated load capacitance	on pins OSC0, OSC1	[5]			
		$C_L = 7\text{ pF}$	4.2	7	9.8	pF
		$C_L = 12.5\text{ pF}$	7.5	12.5	17.5	pF


[1] For reliable oscillator start-up at power-on:  $V_{DD(po)min} = V_{DD(min)} + 0.3\text{ V}$ .



[2] Timer source clock =  $1/60\text{ Hz}$ , level of pins SCL and SDA is  $V_{DD}$  or  $V_{SS}$ .

[3] The I<sup>2</sup>C-bus interface of PCF85063ATL is 5 V tolerant.

[4] Tested on sample basis.

[5] Integrated load capacitance,  $C_{L(itg)}$ , is a calculation of  $C_{OSCI}$  and  $C_{OSCO}$  in series:  $C_{L(itg)} = \frac{(C_{OSCI} \cdot C_{OSCO})}{(C_{OSCI} + C_{OSCO})}$ .





## 13. Dynamic characteristics

**Table 41. Dynamic characteristics**

$V_{DD} = 1.8\text{ V to }5.5\text{ V}$ ;  $V_{SS} = 0\text{ V}$ ;  $T_{amb} = -40\text{ °C to }+85\text{ °C}$ ;  $f_{osc} = 32.768\text{ kHz}$ ; quartz  $R_s = 40\text{ k}\Omega$ ;  $C_L = 8\text{ pF}$ ; unless otherwise specified.


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Oscillator</b>						
$\Delta f_{osc}/f_{osc}$	relative oscillator frequency variation	$\Delta V_{DD} = 200\text{ mV}$ ; $T_{amb} = 25\text{ °C}$	-	0.2	-	ppm
<b>Quartz crystal parameters (f = 32.768 kHz)</b>						
$R_s$	series resistance		-	-	100	k $\Omega$
<b>I<sup>2</sup>C-bus timing characteristics (see <a href="#">Figure 25</a>)<sup>[1][2]</sup></b>						
$f_{SCL}$	SCL clock frequency		<sup>[3]</sup> 0	-	400	kHz
$t_{HD,STA}$	hold time (repeated) START condition		0.6	-	-	$\mu\text{s}$
$t_{SU,STA}$	set-up time for a repeated START condition		0.6	-	-	$\mu\text{s}$
$t_{LOW}$	LOW period of the SCL clock		1.3	-	-	$\mu\text{s}$
$t_{HIGH}$	HIGH period of the SCL clock		0.6	-	-	$\mu\text{s}$
$t_r$	rise time of both SDA and SCL signals		$20 + 0.1C_b$	-	0.3	$\mu\text{s}$
$t_f$	fall time of both SDA and SCL signals		$20 + 0.1C_b$	-	0.3	$\mu\text{s}$
$t_{BUF}$	bus free time between a STOP and START condition		1.3	-	-	$\mu\text{s}$
$C_b$	capacitive load for each bus line		-	-	400	pF
$t_{SU,DAT}$	data set-up time		100	-	-	ns
$t_{HD,DAT}$	data hold time		0	-	-	ns
$t_{SU,STO}$	set-up time for STOP condition		0.6	-	-	$\mu\text{s}$
$t_{VD,DAT}$	data valid time		0	-	0.9	$\mu\text{s}$
$t_{VD,ACK}$	data valid acknowledge time		0	-	0.9	$\mu\text{s}$
$t_{SP}$	pulse width of spikes that must be suppressed by the input filter		0	-	50	ns

[1] All timing values are valid within the operating supply voltage at ambient temperature and referenced to  $V_{IL}$  and  $V_{IH}$  with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .

[2] A detailed description of the I<sup>2</sup>C-bus specification is given in [Ref. 12 "UM10204"](#).

[3] I<sup>2</sup>C-bus access time between two STARTs or between a START and a STOP condition to this device must be less than one second.

Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus



## 14. Application information




Fig 26. Application diagram

### 14.1 Quartz frequency adjustment

#### 14.1.1 Method 1: fixed OSC1 capacitor

By evaluating the average capacitance necessary for the application layout, a fixed capacitor can be used. The frequency is best measured via the 32.768 kHz signal available after power-on at pin CLKOUT. The frequency tolerance depends on the quartz crystal tolerance, the capacitor tolerance, and the device-to-device tolerance. Average deviations of less than ±5 minutes per year can easily be achieved.

#### 14.1.2 Method 2: OSC1 trimmer

Using the 32.768 kHz signal available after power-on at pin CLKOUT, fast setting of a trimmer is possible.

#### 14.1.3 Method 3: OSCO output

Direct measurement of OSCO out (accounting for test probe capacitance).

15. Package outline

HXSON10: plastic thermal enhanced extremely thin small outline package; no leads;  
10 terminals; body 2.6 x 2.6 x 0.5 mm

SOT1197-1




Fig 27. Package outline SOT1197-1 (HXSON10) of PCF85063ATL




Fig 28. Three dimensional package drawing of PCF85063ATL (HXSON10)

## 16. Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling Metal-Oxide Semiconductor (MOS) devices ensure that all normal precautions are taken as described in *JESD625-A*, *IEC 61340-5* or equivalent standards.

## 17. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

### 17.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 17.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias



- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

### 17.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

### 17.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see [Figure 29](#)) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with [Table 42](#) and [43](#)

**Table 42. SnPb eutectic process (from J-STD-020C)**


Package thickness (mm)	Package reflow temperature (°C)	
	Volume (mm <sup>3</sup> )	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220

**Table 43. Lead-free process (from J-STD-020C)**

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm <sup>3</sup> )		
	< 350	350 to 2000	> 2000
< 1.6	260	260	260
1.6 to 2.5	260	250	245
> 2.5	250	245	245

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see [Figure 29](#).



For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”.

## 18. Abbreviations

**Table 44. Abbreviations**

Acronym	Description
BCD	Binary Coded Decimal
CMOS	Complementary Metal Oxide Semiconductor
ESD	ElectroStatic Discharge
HBM	Human Body Model
I <sup>2</sup> C	Inter-Integrated Circuit
IC	Integrated Circuit
LSB	Least Significant Bit
MM	Machine Model
MSB	Most Significant Bit
MSL	Moisture Sensitivity Level
PCB	Printed-Circuit Board
POR	Power-On Reset
RTC	Real-Time Clock
SCL	Serial CLock line
SDA	Serial DATa line
SMD	Surface Mount Device

## 19. References

- [1] **AN10365** — Surface mount reflow soldering description
- [2] **AN10366** — HVQFN application information
- [3] **IEC 60134** — Rating systems for electronic tubes and valves and analogous semiconductor devices
- [4] **IEC 61340-5** — Protection of electronic devices from electrostatic phenomena
- [5] **IPC/JEDEC J-STD-020** — Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices
- [6] **JESD22-A114** — Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)
- [7] **JESD22-C101** — Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components
- [8] **JESD78** — IC Latch-Up Test
- [9] **JESD625-A** — Requirements for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices
- [10] **NX3-00092** — NXP store and transport requirements
- [11] **SNV-FA-01-02** — Marking Formats Integrated Circuits
- [12] **UM10204** — I<sup>2</sup>C-bus specification and user manual

## 20. Revision history

Table 45. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCF85063ATL_0.07	20120404	Objective data sheet	-	PCF85063ATL_0.06
PCF85063ATL_0.06	20120329	Objective data sheet	-	PCF85063ATL_0.05
PCF85063ATL_0.05	20111110	Objective data sheet	-	PCF85063ATK_0.04
PCF85063ATK_0.04	20110721	Objective data sheet	-	PCF85063ATK_0.03
PCF85063ATK_0.03	20110513	Objective data sheet	-	PCF85063ATK_0.02
PCF85063ATK_0.02	20110509	Objective data sheet	-	PCF85063ATK_0.01
PCF85063ATK_0.01	20110420	Objective data sheet	-	-

## 21. Legal information

### 21.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 21.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 21.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Tiny Real-Time Clock/calendar with alarm function and I<sup>2</sup>C-bus

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's

own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

## 21.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**I<sup>2</sup>C-bus** — logo is a trademark of NXP B.V.

## 22. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 23. Tables

Table 1. Ordering information . . . . .	2	Table 39. Limiting values . . . . .	32
Table 2. Marking codes . . . . .	2	Table 40. Static characteristics . . . . .	33
Table 3. Pin description . . . . .	3	Table 41. Dynamic characteristics . . . . .	36
Table 4. Register overview . . . . .	4	Table 42. SnPb eutectic process (from J-STD-020C) . . . . .	41
Table 5. Control_1 - control and status register 1 (address 00h) bit description . . . . .	5	Table 43. Lead-free process (from J-STD-020C) . . . . .	41
Table 6. First increment of time circuits after STOP bit release . . . . .	7	Table 44. Abbreviations . . . . .	42
Table 7. Register reset values . . . . .	8	Table 45. Revision history . . . . .	43
Table 8. Control_2 - control and status register 2 (address 01h) bit description . . . . .	9		
Table 9. Effect of bits MI and HMI on $\overline{\text{INT}}$ generation . . . . .	10		
Table 10. CLKOUT frequency selection . . . . .	11		
Table 11. Offset - offset register (address 02h) bit description . . . . .	12		
Table 12. Offset values . . . . .	12		
Table 13. Correction pulses for MODE = 0 . . . . .	13		
Table 14. Effect of correction pulses for MODE = 0 . . . . .	13		
Table 15. Correction pulses for MODE = 1 . . . . .	14		
Table 16. Effect of correction pulses for MODE = 1 . . . . .	14		
Table 17. RAM_byte - 8 bit RAM register (address 03h) bit description . . . . .	15		
Table 18. Seconds - seconds register (address 04h) bit description . . . . .	16		
Table 19. Seconds coded in BCD format . . . . .	16		
Table 20. Minutes - minutes register (address 05h) bit description . . . . .	17		
Table 21. Hours - hours register (address 06h) bit description . . . . .	17		
Table 22. Days - days register (address 07h) bit description 18	18		
Table 23. Weekdays - weekdays register (address 08h) bit description . . . . .	18		
Table 24. Weekday assignments . . . . .	18		
Table 25. Months - months register (address 09h) bit description . . . . .	18		
Table 26. Month assignments in BCD format . . . . .	19		
Table 27. Years - years register (0Ah) bit description . . . . .	19		
Table 28. Second_alarm - second alarm register (address 0Bh) bit description . . . . .	21		
Table 29. Minute_alarm - minute alarm register (address 0Ch) bit description . . . . .	21		
Table 30. Hour_alarm - hour alarm register (address 0Dh) bit description . . . . .	22		
Table 31. Day_alarm - day alarm register (address 0Eh) bit description . . . . .	22		
Table 32. Weekday_alarm - weekday alarm register (address 0Fh) bit description . . . . .	22		
Table 33. Timer_value - timer value register (address 10h) bit description . . . . .	24		
Table 34. Timer_mode - timer control register (address 11h) bit description . . . . .	24		
Table 35. Timer clock frequency and timer durations . . . . .	25		
Table 36. First period delay for timer counter value n . . . . .	26		
Table 37. $\overline{\text{INT}}$ operation <sup>[1]</sup> . . . . .	26		
Table 38. I <sup>2</sup> C slave address byte . . . . .	29		

## 24. Figures

Fig 1.	Block diagram of PCF85063ATL . . . . .	2
Fig 2.	Pin configuration for SOT1197-1 (PCF85063ATL).3	
Fig 3.	STOP bit functional diagram . . . . .	6
Fig 4.	STOP bit release timing . . . . .	7
Fig 5.	Software reset command. . . . .	8
Fig 6.	Interrupt scheme . . . . .	9
Fig 7.	INT example for MI . . . . .	10
Fig 8.	Offset calibration calculation workflow . . . . .	15
Fig 9.	OS flag. . . . .	17
Fig 10.	Data flow for the time function . . . . .	20
Fig 11.	Access time for read/write operations . . . . .	20
Fig 12.	Alarm function block diagram. . . . .	23
Fig 13.	General countdown timer behavior . . . . .	25
Fig 14.	Bit transfer . . . . .	27
Fig 15.	Definition of START and STOP conditions. . . . .	27
Fig 16.	System configuration . . . . .	28
Fig 17.	Acknowledgement on the I <sup>2</sup> C-bus . . . . .	28
Fig 18.	Master transmits to slave receiver (WRITE mode) . . . . .	29
Fig 19.	Master reads after setting register address (write register address; READ data) . . . . .	30
Fig 20.	Master reads slave immediately after first byte (READ mode) . . . . .	30
Fig 21.	Device diode protection diagram . . . . .	31
Fig 22.	I <sub>DD</sub> as a function of temperature . . . . .	34
Fig 23.	I <sub>DD</sub> with respect to V <sub>DD</sub> . . . . .	35
Fig 24.	Oscillator frequency variation with respect to V <sub>DD</sub> . . . . .	35
Fig 25.	I <sup>2</sup> C-bus timing diagram; rise and fall times refer to 30 % and 70 % . . . . .	37
Fig 26.	Application diagram . . . . .	38
Fig 27.	Package outline SOT1197-1 (HXSON10) of PCF85063ATL . . . . .	39
Fig 28.	Three dimensional package drawing of PCF85063ATL (HXSON10) . . . . .	40
Fig 29.	Temperature profiles for large and small components . . . . .	42

## 25. Contents

<b>1</b>	<b>General description</b> . . . . .	<b>1</b>	8.6.3.1	Countdown timer interrupts . . . . .	26
<b>2</b>	<b>Features and benefits</b> . . . . .	<b>1</b>	<b>9</b>	<b>Characteristics of the I<sup>2</sup>C-bus</b> . . . . .	<b>27</b>
<b>3</b>	<b>Applications</b> . . . . .	<b>1</b>	9.1	Bit transfer . . . . .	27
<b>4</b>	<b>Ordering information</b> . . . . .	<b>2</b>	9.2	START and STOP conditions . . . . .	27
<b>5</b>	<b>Marking</b> . . . . .	<b>2</b>	9.3	System configuration . . . . .	27
<b>6</b>	<b>Block diagram</b> . . . . .	<b>2</b>	9.4	Acknowledge . . . . .	28
<b>7</b>	<b>Pinning information</b> . . . . .	<b>3</b>	9.5	I <sup>2</sup> C-bus protocol . . . . .	29
7.1	Pinning . . . . .	3	9.5.1	Addressing . . . . .	29
7.2	Pin description . . . . .	3	9.5.2	Clock and calendar READ or WRITE cycles . . . . .	29
<b>8</b>	<b>Functional description</b> . . . . .	<b>4</b>	<b>10</b>	<b>Internal circuitry</b> . . . . .	<b>31</b>
8.1	Register organization . . . . .	4	<b>11</b>	<b>Limiting values</b> . . . . .	<b>32</b>
8.2	Control registers . . . . .	5	<b>12</b>	<b>Static characteristics</b> . . . . .	<b>33</b>
8.2.1	Register Control_1 . . . . .	5	<b>13</b>	<b>Dynamic characteristics</b> . . . . .	<b>36</b>
8.2.1.1	EXT_TEST: external clock test mode . . . . .	5	<b>14</b>	<b>Application information</b> . . . . .	<b>38</b>
8.2.1.2	STOP: RTC clock stop . . . . .	6	14.1	Quartz frequency adjustment . . . . .	38
8.2.1.3	SR: Software reset . . . . .	8	14.1.1	Method 1: fixed OSCI capacitor . . . . .	38
8.2.2	Register Control_2 . . . . .	9	14.1.2	Method 2: OSCI trimmer . . . . .	38
8.2.2.1	Alarm interrupt . . . . .	9	14.1.3	Method 3: OSCO output . . . . .	38
8.2.2.2	MI and HMI: minute and half minute interrupt . . . . .	10	<b>15</b>	<b>Package outline</b> . . . . .	<b>39</b>
8.2.2.3	TF: timer flag . . . . .	10	<b>16</b>	<b>Handling information</b> . . . . .	<b>40</b>
8.2.2.4	COF[2:0]: Clock output frequency . . . . .	11	<b>17</b>	<b>Soldering of SMD packages</b> . . . . .	<b>40</b>
8.2.3	Register Offset . . . . .	11	17.1	Introduction to soldering . . . . .	40
8.2.3.1	Correction when MODE = 0 . . . . .	13	17.2	Wave and reflow soldering . . . . .	40
8.2.3.2	Correction when MODE = 1 . . . . .	14	17.3	Wave soldering . . . . .	41
8.2.3.3	Offset calibration workflow . . . . .	15	17.4	Reflow soldering . . . . .	41
8.2.4	Register: RAM_byte . . . . .	15	<b>18</b>	<b>Abbreviations</b> . . . . .	<b>42</b>
8.3	Time and date registers . . . . .	16	<b>19</b>	<b>References</b> . . . . .	<b>43</b>
8.3.1	Register Seconds . . . . .	16	<b>20</b>	<b>Revision history</b> . . . . .	<b>43</b>
8.3.1.1	OS: Oscillator stop . . . . .	16	<b>21</b>	<b>Legal information</b> . . . . .	<b>44</b>
8.3.2	Register Minutes . . . . .	17	21.1	Data sheet status . . . . .	44
8.3.3	Register Hours . . . . .	17	21.2	Definitions . . . . .	44
8.3.4	Register Days . . . . .	18	21.3	Disclaimers . . . . .	44
8.3.5	Register Weekdays . . . . .	18	21.4	Trademarks . . . . .	45
8.3.6	Register Months . . . . .	18	<b>22</b>	<b>Contact information</b> . . . . .	<b>45</b>
8.3.7	Register Years . . . . .	19	<b>23</b>	<b>Tables</b> . . . . .	<b>46</b>
8.4	Setting and reading the time . . . . .	20	<b>24</b>	<b>Figures</b> . . . . .	<b>47</b>
8.5	Alarm registers . . . . .	21	<b>25</b>	<b>Contents</b> . . . . .	<b>48</b>
8.5.1	Register Second_alarm . . . . .	21			
8.5.2	Register Minute_alarm . . . . .	21			
8.5.3	Register Hour_alarm . . . . .	22			
8.5.4	Register Day_alarm . . . . .	22			
8.5.5	Register Weekday_alarm . . . . .	22			
8.5.6	Alarm function . . . . .	22			
8.6	Timer registers . . . . .	24			
8.6.1	Register Timer_value . . . . .	24			
8.6.2	Register Timer_mode . . . . .	24			
8.6.3	Timer functions . . . . .	24			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.