

## Quad Channel 16-Bit, 100-MSPS High-SNR ADC

Check for Samples: [ADS5263](#)

### FEATURES

- **Maximum Sample Rate: 100 MSPS**
- **Programmable Device Resolution**
  - **Quad-Channel, 16-Bit, High-SNR Mode**
  - **Quad-Channel, 14-Bit, Low-Power Mode**
- **16-Bit High-SNR Mode**
  - **1.35 W Total Power at 100 MSPS**
    - **338 mW / Channel**
    - **4 Vpp Full-scale Input**
    - **85-dBFS SNR at  $f_{in} = 3$  MHz, 100 MSPS**
- **14-Bit Low-Power Mode**
  - **785 mW Total Power at 100 MSPS**
    - **195 mW/Channel**
    - **2-Vpp Full-Scale Input**
    - **74-dBFS SNR at  $f_{in} = 10$  MHz**
    - **Integrated Clamp (for interfacing to CCD sensors)**
- **Low-Frequency Noise Suppression**
- **Digital Processing Block**
  - **Programmable FIR Decimation Filters**
  - **Programmable Digital Gain: 0 dB to 12 dB**
  - **2- or 4-Channel Averaging**
- **Programmable Mapping Between ADC Input Channels and LVDS Output Pins—Eases Board Design**
- **Variety of Test Patterns to Verify Data Capture by FPGA/Receiver**
- **Serialized LVDS Outputs**
- **Internal and External References**
- **3.3-V Analog Supply**
- **1.8-V Digital Supply**
- **Recovers From 6-dB Overload Within 1 Clock Cycle**
- **Package: 9-mm × 9-mm 64-Pin QFN**
- **CMOS Technology**

### APPLICATIONS

- **Medical Imaging – MRI**
- **Spectroscopy**
- **CCD Imaging**

### DESCRIPTION

Using CMOS process technology and innovative circuit techniques, the ADS5263 is designed to operate at low power and give very high SNR performance with a 4-Vpp full-scale input. Using a low-noise 16-bit front-end stage followed by a 14-bit ADC, the device gives 85-dBFS SNR up to 10 MHz and better than 80-dBFS SNR up to 30 MHz.

The device also has a 14-bit low power mode, where it operates as a quad-channel 14-bit ADC. The 16-bit front-end stage is powered down and the part consumes almost half the power, compared to the 16-bit mode. The 14-bit mode supports a 2-Vpp full-scale input signal, with typical 74-dBFS SNR. The ADS5263 can be dynamically switched between the two resolution modes. This allows systems to use the same part in a high-resolution, high-power mode or a low-resolution, low-power mode.

The ADS5263 has a digital processing block that integrates several commonly used digital functions, such as digital gain (up to 12 dB). It includes a digital filter module that has built-in decimation filters (with low-pass, high-pass and band-pass characteristics). The decimation rate is also programmable (by 2, by 4, or by 8). This makes it very useful for narrow-band applications, where the filters can be used to improve SNR and knock-off harmonics, while at the same time reducing the output data rate.

The device includes an averaging mode where two channels (or even four channels) can be averaged to improve SNR. A very unique feature is the programmable mapper module that allows flexible mapping between the input channels and the LVDS output pins. This helps to greatly reduce the complexity of LVDS output routing and can potentially result in cheaper system boards by reducing the number of PCB layers.

The data from each channel ADC is serialized and output on two pairs of LVDS output lines, along with a bit clock and a frame clock. Serial LVDS outputs reduce the number of interface lines. This, together with the low-power design, enables four channels to be packaged in a compact 9-mm × 9-mm QFN, allowing high system integration densities.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## ADS5263

SLAS760 –MAY 2011

[www.ti.com](http://www.ti.com)



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### DESCRIPTION (CONTINUED)

In order to ease interfacing to CCD sensors, a clamp function is integrated in the device. Using this feature, the analog input pins can be clamped to an internal voltage, based on a SYNC signal. With this, the CCD sensor output can be easily ac-coupled to the ADS5263 analog inputs. The clamp feature and quad channels in a compact package make the ADS5263 attractive for industrial CCD imaging applications.

The device integrates an internal reference trimmed to accurately match across devices. The device can optionally be driven with external references. Best performance can be achieved through the internal reference mode. The ADS5263 is available in a non-magnetic QFN package that does not create any MRI signature. The device is specified over the full industrial temperature range.




Figure 1. ADS5263 Block Diagram

PRODUCT PREVIEW





Figure 2. ADS5263 Digital Processing Block

**PIN CONFIGURATION – ADS5263  
64 QFN (THERMAL PAD)  
RGC Package  
(Top View)**



P0056-19

**PRODUCT PREVIEW**

**PIN FUNCTIONS**

| PIN NAME        | DESCRIPTION   | PIN  |                         | NO. OF PINS |
|-----------------|---|------|-------------------------|-------------|
|                 |   | TYPE | NO.                     |             |
| ADCLKM          | LVDS frame clock (1X) – negative output   | O    | 24                      |             |
| ADCLKP          | LVDS frame clock (1X) – positive output   | O    | 23                      |             |
| AGND            | Analog ground   | I    | 3, 6, 9, 37, 40, 43, 46 | 7           |
| AVDD            | Analog power supply, 3.3 V  | I    | 50, 57, 60              | 3           |
| CLKM            | Negative differential clock input. For single-ended clock, tie CLKM to ground.                                | I    | 59                      | 1           |
| CLKP            | Positive differential clock input   | I    | 58                      | 1           |
| $\overline{CS}$ | Serial interface enable input, active LOW. The pin has an internal 300-k $\Omega$ pulldown resistor to ground | I    | 61                      | 1           |
| IN1A_P, IN1A_M  | Differential analog input for channel 1, 16 bit ADC   | I    | 1, 2                    | 2           |
| IN1B_P, IN1B_M  | Differential analog input for channel 1, 14 bit ADC   | I    | 4, 5                    | 2           |

**PIN FUNCTIONS (continued)**

| PIN NAME          | DESCRIPTION  | PIN  |               | NO. OF PINS |
|-------------------|--|------|---------------|-------------|
|                   |  | TYPE | NO.           |             |
| IN2A_P,<br>IN2A_M | Differential analog input for channel 2, 16 bit ADC  | I    | 7, 8          | 2           |
| IN2B_P,<br>IN2B_M | Differential analog input for channel 2, 14 bit ADC  | I    | 10, 11        | 2           |
| IN3A_P,<br>IN3A_M | Differential analog input for channel 3, 16 bit ADC  | I    | 41, 42        | 2           |
| IN3B_P,<br>IN3B_M | Differential analog input for channel 3, 14 bit ADC  | I    | 38, 39        | 2           |
| IN4A_P,<br>IN4A_M | Differential analog input for channel 4, 16 bit ADC  | I    | 47, 48        | 2           |
| IN4B_P,<br>IN4B_M | Differential analog input for channel 4, 14 bit ADC  | I    | 44, 45        | 2           |
| INT/EXT           | Internal/external reference mode select input<br>Logic HIGH –internal reference<br>Logic LOW – external reference  | I    | 56            | 1           |
| ISET              | Bias pin – 56.2 kΩ resistor (1% tolerance value) to ground   | I    | 51            | 1           |
| LCLKM             | LVDS bit clock (8X) – negative output  | O    | 26            | 1           |
| LCLKP             | LVDS bit clock (8X) – positive output  | O    | 25            | 1           |
| LGND              | Digital ground   | I    | 12, 14,<br>36 | 3           |
| LVDD              | Digital and I/O power supply, 1.8 V  | I    | 35            | 1           |
| OUT1P, OUT1M      | Wire 1, channel 1 LVDS differential output   | O    | 15, 16        | 2           |
| OUT2P, OUT2M      | Wire 2, channel 1 LVDS differential output   | O    | 17, 18        | 2           |
| OUT3P, OUT3M      | Wire 1, channel 2, LVDS differential output  | O    | 19, 20        | 2           |
| OUT4P, OUT4M      | Wire 2, channel 2 LVDS differential output   | O    | 21, 22        | 2           |
| OUT5P, OUT5M      | Wire 1, channel 3 LVDS differential output   | O    | 27, 28        | 2           |
| OUT6P, OUT6M      | Wire 2, channel 3 LVDS differential output   | O    | 29, 30        | 2           |
| OUT7P, OUT7M      | Wire 1, channel 4 LVDS differential output   | O    | 31, 32        | 2           |
| OUT8P, OUT8M      | Wire 2, channel 4 LVDS differential output   | O    | 33, 34        | 2           |
| PD                | Power-down input   | I    | 13            | 1           |
| REFB              | Negative-reference input/output  | IO   | 54            | 1           |
| REFT              | Positive-reference input/output  | IO   | 55            | 1           |
| RESET             | Serial interface RESET input, active LOW.<br>When using the serial interface mode, the user <b>must</b> initialize internal registers through hardware RESET by applying a low-going pulse on this pin or by using software reset option. See the <i>Serial Interface</i> section. | I    | 64            | 1           |
| SCLK              | Serial interface clock input. The pin has an internal 300-kΩ pulldown resistor.  | I    | 63            | 1           |
| SDATA             | Serial interface data input. The pin has an internal 300-kΩ pulldown resistor.   | I    | 62            | 1           |
| SDOUT             | Serial register readout<br>This pin is in the high-impedance state after reset. When the <READOUT> bit is set, the SDOUT pin becomes active. This is a CMOS digital output running from the AVDD supply.   | O    | 52            | 1           |
| SYNC              | Input signal to synchronize channels and chips when used with reduced output data rates<br><b>Alternate function:</b> Clamp signal input (14-bit ADC mode only)  | I    | 49            | 1           |
| VCM               | Outputs the common-mode voltage (1.5 V) that can be used externally to bias the analog input pins.   | O    | 53            | 1           |

**PACKAGE/ORDERING INFORMATION<sup>(1)</sup>**

| PRODUCT | PACKAGE-LEAD | PACKAGE DESIGNATOR | SPECIFIED TEMPERATURE RANGE | LEAD/BALL FINISH | PACKAGE MARKING | ORDERING NUMBER | TRANSPORT MEDIA, QTY |
|---------|--------------|--------------------|-----------------------------|------------------|-----------------|-----------------|----------------------|
| ADS5263 | QFN-64       | RGC                | –40°C to 85°C               | Cu NiPdAu        | ADS5263         | ADS5263IRGC     | Tape and reel        |

(1) Eco Plan – The planned eco-friendly classification:

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

|   | VALUE                                | UNIT |
|---|--------------------------------------|------|
| Supply voltage range, AVDD  | –0.3 V to 3.9                        | V    |
| Supply voltage range, LVDD  | –0.3 V to 2.2                        | V    |
| Voltage between AGND and DRGND  | –0.3 to 0.3                          | V    |
| Voltage applied to analog input pins – INP_A, INM_A, INP_B, INM_B                   | –0.3V to minimum (3.6, AVDD + 0.3 V) | V    |
| Voltage applied to input pins – CLKP, CLKM <sup>(2)</sup> , RESET, SCLK, SDATA, CSZ | –0.3 V to AVDD + 0.3 V               | V    |
| Voltage applied to reference input pins   | –0.3 to 2.8                          | V    |
| Operating free-air temperature range, T <sub>A</sub>                                | –40 to 85                            | °C   |
| Operating junction temperature range, T <sub>J</sub>                                | 125                                  | °C   |
| Storage temperature range, T <sub>stg</sub>   | –65 to 150                           | °C   |
| ESD, human body model   | 2                                    | kV   |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
- (2) When AVDD is turned off, it is recommended to switch off the input clock (or ensure the voltage on CLKP, CLKM is < |0.3V|. This prevents the ESD protection diodes at the clock input pins from turning on.

**THERMAL INFORMATION**

| THERMAL METRIC <sup>(1)</sup> |  | ADS5263 | UNITS |
|-------------------------------|--|---------|-------|
|                               |  | QFN     |       |
|                               |  | 64 PINS |       |
| θ <sub>JA</sub>               | Junction-to-ambient thermal resistance       | 20.6    | °C/W  |
| θ <sub>JCtop</sub>            | Junction-to-case (top) thermal resistance    | 6.1     |       |
| θ <sub>JB</sub>               | Junction-to-board thermal resistance         | 2.7     |       |
| ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 0.2     |       |
| ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 2.6     |       |
| θ <sub>JCbot</sub>            | Junction-to-case (bottom) thermal resistance | 0.4     |       |

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

**RECOMMENDED OPERATING CONDITIONS**

|  |  | MIN | TYP      | MAX | UNIT            |
|--|--|-----|----------|-----|-----------------|
| <b>SUPPLIES</b>  |  |     |          |     |                 |
| AVDD   | Analog supply voltage  | 3   | 3.3      | 3.6 | V               |
| LVDD   | Digital supply voltage   | 1.7 | 1.8      | 1.9 | V               |
| <b>ANALOG INPUTS</b>   |  |     |          |     |                 |
| Differential input voltage range   | 16-bit resolution mode   |     | 4        |     | V <sub>PP</sub> |
|  | 14-bit resolution mode   |     | 2        |     | V <sub>PP</sub> |
| Input common-mode voltage  |  |     | 1.5 ±0.1 |     | V               |
| Maximum analog input frequency   | 4-V <sub>pp</sub> input amplitude                                      |     | 70       |     | MHz             |
|  | 2-V <sub>pp</sub> input amplitude                                      |     | TBD      |     |                 |
| <b>CLOCK INPUT</b>   |  |     |          |     |                 |
| Input clock sample rate  |  | 10  |          | 100 | MSPS            |
| Input clock amplitude differential (V <sub>CLKP</sub> -V <sub>CLKM</sub> ) | Sine wave, ac-coupled  |     | 1.5      |     | V <sub>PP</sub> |
|  | LVPECL, ac-coupled   |     | 1.6      |     | V <sub>PP</sub> |
|  | LVDS, ac-coupled   |     | 0.7      |     | V <sub>PP</sub> |
|  | LVC MOS, single-ended, ac-coupled                                      |     | 3.3      |     | V               |
| Input clock duty cycle   |  |     | 50%      |     |                 |
| <b>DIGITAL OUTPUTS</b>   |  |     |          |     |                 |
| C <sub>LOAD</sub>  | Maximum external load capacitance from each output pin to DRGND        |     | 5        |     | pF              |
| R <sub>LOAD</sub>  | Differential load resistance between the LVDS output pairs (LVDS mode) |     | 100      |     | Ω               |

**ADS5263**

SLAS760 –MAY 2011

[www.ti.com](http://www.ti.com)**RECOMMENDED OPERATING CONDITIONS (continued)**

|                                       | MIN | TYP | MAX | UNIT |
|---------------------------------------|-----|-----|-----|------|
| Operating free-air temperature, $T_A$ | -40 |     | 85  | °C   |



**ELECTRICAL CHARACTERISTICS DYNAMIC PERFORMANCE – 16-BIT ADC**

Typical values are at 25°C, AVDD = 3.3V, LVDD = 1.8 V, 50% clock duty cycle, –1-dBFS differential analog input (unless otherwise noted).

MIN and MAX values are across the full temperature range  $T_{MIN} = -40^{\circ}\text{C}$  to  $T_{MAX} = 85^{\circ}\text{C}$ , AVDD = 3.3 V, LVDD = 1.8 V

| PARAMETERS   | TEST CONDITIONS   | 100 MSPS  |     |     | 80 MSPS   |     |     | UNITS        |
|--|---|-----------|-----|-----|-----------|-----|-----|--------------|
|  |   | MIN       | TYP | MAX | MIN       | TYP | MAX |              |
| <b>SNR</b><br>Signal-to-noise ratio                  | $f_{in} = 3\text{ MHz}$   | 85        |     |     | 85.5      |     |     | dBFS         |
|  | $f_{inV} = 10\text{ MHz}$   | 84.6      |     |     | 85.3      |     |     |              |
|  | $f_{in} = 30\text{ MHz}$  | 82.7      |     |     | 83.1      |     |     |              |
|  | $f_{in} = 65\text{ MHz}$  | 78.9      |     |     | 79.4      |     |     |              |
| <b>SINAD</b><br>Signal-to-noise and distortion ratio | $f_{in} = 3\text{ MHz}$   | 78.2      |     |     | 78.8      |     |     | dBFS         |
|  | $f_{in} = 10\text{ MHz}$  | 77.5      |     |     | 79        |     |     |              |
|  | $f_{in} = 30\text{ MHz}$  | 74.8      |     |     | 76        |     |     |              |
|  | $f_{in} = 65\text{ MHz}$  | 71.6      |     |     | 72.5      |     |     |              |
| <b>ENOB</b><br>Effective number of bits              | $f_{in} = 3\text{ MHz}$   | 12.7      |     |     | 12.8      |     |     | LSB          |
| <b>DNL</b><br>Differential non-linearity             | $f_{in} = 3\text{ MHz}$   | $\pm 0.1$ |     |     | $\pm 0.1$ |     |     | LSB          |
| <b>INL</b><br>Integrated non-linearity               | $f_{in} = 3\text{ MHz}$   | $\pm 2.2$ |     |     | $\pm 2.2$ |     |     | LSB          |
| <b>SFDR</b><br>Spurious-free dynamic range           | $f_{in} = 3\text{ MHz}$   | 80        |     |     | 80        |     |     | dBc          |
|  | $f_{in} = 10\text{ MHz}$  | 80        |     |     | 81        |     |     |              |
|  | $f_{in} = 30\text{ MHz}$  | 76        |     |     | 77        |     |     |              |
|  | $f_{in} = 65\text{ MHz}$  | 74        |     |     | 75        |     |     |              |
| <b>THD</b><br>Total harmonic distortion              | $f_{in} = 3\text{ MHz}$   | 78.4      |     |     | 78.8      |     |     | dBc          |
|  | $f_{in} = 10\text{ MHz}$  | 77.4      |     |     | 79.2      |     |     |              |
|  | $f_{in} = 30\text{ MHz}$  | 74.5      |     |     | 76        |     |     |              |
|  | $f_{in} = 65\text{ MHz}$  | 71.4      |     |     | 72.4      |     |     |              |
| <b>HD2</b><br>Second harmonic Distortion             | $f_{in} = 3\text{ MHz}$   | 83.5      |     |     | 85        |     |     | dBc          |
|  | $f_{in} = 10\text{ MHz}$  | 81        |     |     | 84        |     |     |              |
|  | $f_{in} = 30\text{ MHz}$  | 80        |     |     | 83        |     |     |              |
|  | $f_{in} = 65\text{ MHz}$  | 75        |     |     | 76        |     |     |              |
| <b>HD3</b><br>Third harmonic distortion              | $f_{in} = 3\text{ MHz}$   | 80        |     |     | 80        |     |     | dBc          |
|  | $f_{in} = 10\text{ MHz}$  | 80        |     |     | 81        |     |     |              |
|  | $f_{in} = 30\text{ MHz}$  | 75        |     |     | 77        |     |     |              |
|  | $f_{in} = 65\text{ MHz}$  | 74        |     |     | 75        |     |     |              |
| <b>Worst Spur</b><br>Excluding HD2, HD3              | $f_{in} = 3\text{ MHz}$   | 80        |     |     | 90        |     |     | dBc          |
|  | $f_{in} = 10\text{ MHz}$  | 85        |     |     | 90        |     |     |              |
|  | $f_{in} = 30\text{ MHz}$  | 85        |     |     | 88        |     |     |              |
|  | $f_{in} = 65\text{ MHz}$  | 82        |     |     | 86        |     |     |              |
| <b>IMD</b><br>2-tone intermodulation distortion      | $f_1 = 8\text{ MHz}, f_2 = 10\text{ MHz}$ , each tone at –7 dBFS              | 92        |     |     | 92        |     |     | dBFS         |
| Input overload recovery                              | Recovery to within 1% (of final value) for 6-dB overload with sine wave input | 1         |     |     | 1         |     |     | clock cycles |
| <b>PSRR</b><br>AC power supply rejection ratio       | For mV pp signal on AVDD supply   | TBD       |     |     | TBD       |     |     | dB           |

**ELECTRICAL CHARACTERISTICS GENERAL – 16-BIT ADC MODE**

Typical values are at 25°C, AVDD = 3.3V, LVDD = 1.8V, 50% clock duty cycle, –1dBFS differential analog input (unless otherwise noted).

MIN and MAX values are across the full temperature range  $T_{MIN} = -40^{\circ}\text{C}$  to  $T_{MAX} = 85^{\circ}\text{C}$ , AVDD = 3.3V, LVDD = 1.8V

| PARAMETERS          |   | 100 MSPS |      |     | 80 MSPS |     |     | UNITS           |
|---------------------|---|----------|------|-----|---------|-----|-----|-----------------|
|                     |   | MIN      | TYP  | MAX | MIN     | TYP | MAX |                 |
| <b>ANALOG INPUT</b> |   |          |      |     |         |     |     |                 |
|                     | Differential input voltage range (0-dB gain)                                  |          | 4    |     | 4       |     |     | V <sub>pp</sub> |
|                     | Differential input resistance (at dc)   |          | 2.5  |     | 2.5     |     |     | kΩ              |
|                     | Differential input capacitance  |          | 12   |     | 12      |     |     | pF              |
|                     | Analog input bandwidth  |          | 700  |     | 700     |     |     | MHz             |
|                     | Analog input common-mode current (per input pin)                              |          | 8    |     | 8       |     |     | μA/MSPS         |
|                     | VCM common-mode output voltage  |          | 1.5  |     | 1.5     |     |     | V               |
|                     | VCM output current capability   |          | 3    |     | 3       |     |     | mA              |
| <b>DC ACCURACY</b>  |   |          |      |     |         |     |     |                 |
|                     | Offset error  |          | ±10  |     | ±10     |     |     | mV              |
|                     | Temperature coefficient of offset error                                       |          | TBD  |     | TBD     |     |     | mV/°C           |
|                     | Offset error matching   |          | %    |     | %       |     |     |                 |
| E <sub>GREF</sub>   | Gain error due to internal reference inaccuracy alone                         |          | ±0.5 |     | ±0.5    |     |     | % FS            |
| E <sub>GCHAN</sub>  | Gain error of channel alone   |          | 1    |     | 1       |     |     | % FS            |
|                     | Temperature coefficient of EGCHAN   |          | TBD  |     | TBD     |     |     | Δ%/°C           |
|                     | Gain matching   |          | 0.5% |     | 0.5%    |     |     |                 |
| <b>POWER SUPPLY</b> |   |          |      |     |         |     |     |                 |
| IAVDD               | Analog supply current   |          | 345  |     | 290     |     |     | mA              |
| ILVDD               | Digital and output buffer supply current with 100-Ω external LVDS termination |          | 118  |     | 100     |     |     | mA              |
|                     | Analog power  |          | 1.15 |     | 0.96    |     |     | W               |
|                     | Digital power   |          | 0.21 |     | 0.18    |     |     | W               |
|                     | Global power down   |          | 60   |     | 60      |     |     | mW              |
|                     | Standby   |          | 180  |     | 180     |     |     | mW              |

## DIGITAL CHARACTERISTICS

The DC specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level 0 or 1. AVDD = 3.3V, LVDD = 1.8V

| PARAMETER   |  | CONDITIONS  | MIN | TYP         | MAX | UNIT |
|---|--|---|-----|-------------|-----|------|
| <b>DIGITAL INPUTS – RESET, SCLK, SDATA, CS, PDN, SYNC, INT/EXT</b>              |  |   |     |             |     |      |
| V <sub>IH</sub>   | High-level input voltage               | All digital inputs support 1.8-V and 3.3-V CMOS logic levels. | 1.3 |             |     | V    |
| V <sub>IL</sub>   | Low-level input voltage                |   |     |             | 0.4 | V    |
| I <sub>IH</sub>   | High-level input current               | SDATA, SCLK, CS <sup>(1)</sup> V <sub>HIGH</sub> = 1.8 V      |     | 5           |     | μA   |
| I <sub>IL</sub>   | Low-level input current                | SDATA, SCLK, CS   |     | 0           |     | μA   |
| <b>DIGITAL CMOS OUTPUT – SDOUT</b>  |  |   |     |             |     |      |
| V <sub>OH</sub>   | High-level output voltage              | I <sub>OH</sub> = 100 μA                                      |     | AVDD – 0.05 |     | V    |
| V <sub>OL</sub>   | Low-level output voltage               | I <sub>OL</sub> = 100 μA                                      |     | 0.05        |     | V    |
| <b>DIGITAL OUTPUTS – LVDS INTERFACE (OUT1P/M TO OUT8P/M, ADCLKP/M, LCLKP/M)</b> |  |   |     |             |     |      |
| V <sub>ODH</sub>  | High-level output differential voltage | With external 100-Ω termination                               |     | 350         |     | mV   |
| V <sub>ODL</sub>  | Low-level output differential voltage  | With external 100-Ω termination                               |     | -350        |     | mV   |
| V <sub>OCM</sub>  | Output common-mode voltage             |   |     | 1100        |     | mV   |

(1) CS, SDATA, SCLK have internal 300-kΩ pulldown resistor.




Figure 3. LVDS Output Voltage Levels

**TIMING REQUIREMENTS<sup>(1)</sup>**

Typical values are at 25°C, AVDD = 3.3 V, LVDD = 1.8 V, sampling frequency = 100 MSPS, sine wave input clock = 1.5 Vpp clock amplitude,

$C_{LOAD} = 5 \text{ pF}^{(2)}$ ,  $R_{LOAD} = 100 \Omega^{(3)}$ , unless otherwise noted. MIN and MAX values are across the full temperature range  $T_{MIN} = -40^\circ\text{C}$  to  $T_{MAX} = 85^\circ\text{C}$ , AVDD = 3.3 V, LVDD = 1.7 V to 1.9 V

| PARAMETER   | CONDITIONS  | MIN   | TYP  | MAX  | UNIT         |
|---|---|---|------|------|--------------|
| $t_a$ Aperture delay  |   |   | TBD  |      | ns           |
| Aperture delay matching   | Between two channels on the same device   |   | ±TBD |      | ps           |
| Aperture delay matching   | Between two devices at same temperature and LVDD supply   |   | ±TBD |      | ps           |
| $t_j$ Aperture jitter   |   |   | 220  |      | fs rms       |
| Wake-up time  | Time to valid data after coming out of STANDBY mode   |   | 10   |      | µs           |
|   | Time to valid data after coming out of global power down  |   | 60   |      |              |
| ADC latency   | Latency of ADC alone, excludes the delay from input clock to output clock ( $t_{PDI}$ ), <a href="#">Figure 5</a>                       |   | 16   |      | Clock cycles |
| <b>2 LANE, 16X SERIALIZATION<sup>(4)</sup></b>                                |   |   |      |      |              |
| $t_{su}$ Data setup time  | Data valid (5) to zero-crossing of LCLKP  |   | 0.5  |      | ns           |
| $t_h$ Data hold time  | Zero-crossing of LCLKP to data becoming invalid <sup>(5)</sup>  |   | 0.55 |      | ns           |
| $t_{PDI}$ Clock propagation delay   | Input clock rising edge crossover to output frame clock ADCLKP rising edge crossover  |   |      |      | ns           |
|   | Variation of $t_{PDI}$  | Between two devices at same temperature and LVDD supply |      | ±TBD | ns           |
| LVDS bit clock duty cycle   | Duty cycle of differential clock, (LCLKP-LCLKM)   |   | 50%  |      |              |
| $t_{RISE}$ Data rise time,<br>$t_{FALL}$ Data fall time                       | Rise time measured from –100 mV to 100 mV,<br>Fall time measured from 100 mV to –100 mV<br><i>1 MSPS ≤ Sampling frequency ≤ 80 MSPS</i> |   | 0.17 |      | ns           |
| $t_{CLKRISE}$ Output clock rise time,<br>$t_{CLKFALL}$ Output clock fall time | Rise time measured from –100 mV to 100 mV<br>Fall time measured from 100 mV to –100 mV<br><i>1 MSPS ≤ Sampling frequency ≤ 80 MSPS</i>  |   | 0.2  |      | ns           |

(1) Timing parameters are ensured by design and characterization and not tested in production.

(2)  $C_{LOAD}$  is the effective external single-ended load capacitance between each output pin and ground.

(3)  $R_{LOAD}$  is the differential load resistance between the LVDS output pair.

(4) Measurements are done with a transmission line of 100-Ω characteristic impedance between the device and the load. Setup and hold time specifications take into account the effect of jitter on the output data and clock.

(5) Data valid refers to logic HIGH of 100 mV and logic LOW of –100 mV.

**Table 1. LVDS Timing at Lower Sampling Frequencies**

| SAMPLING FREQUENCY, MSPS | SETUP TIME, ns |      |     | HOLD TIME, ns |     |     |
|--------------------------|----------------|------|-----|---------------|-----|-----|
|                          | Min            | Typ  | Max | Min           | Typ | Max |
| 80                       | 0.470          | 0.67 |     | 0.470         | 0.7 |     |
| 65                       |                | 0.85 |     |               | 0.9 |     |
| 40                       |                | 1.3  |     |               | 1.7 |     |
| 20                       |                | 3    |     |               | 3   |     |




Figure 4. LVDS Timing




Figure 5. Latency Diagram

## DEVICE CONFIGURATION

ADS5263 has several modes that can be configured using a serial programming interface, as described below. In addition, the device has dedicated parallel pins for controlling common functions such as power down and internal or external reference selection.

**Table 2. PDN CONTROL PIN**

| VOLTAGE APPLIED ON PDN | STATE OF REGISTER BIT<br><CONFIG PDN pin> | DESCRIPTION                          |
|------------------------|---|--------------------------------------|
| 0 V                    | X (don't care)                            | Normal operation                     |
| Logic HIGH             | 0   | Device enters global power-down mode |
|                        | 1   | Device enters standby mode           |

**Table 3.  $\overline{\text{INT/EXT}}$  CONTROL PIN**

| VOLTAGE APPLIED ON $\overline{\text{INT/EXT}}$ | DESCRIPTION  |
|--|--|
| 0 V  | External reference mode. Reference voltage must be forced on REFT and REFB pins. |
| Logic HIGH                                     | Internal reference   |

## SERIAL INTERFACE

The ADC has a set of internal registers, which can be accessed by the serial interface formed by pins  $\overline{\text{CS}}$  (serial interface enable), SCLK (serial interface clock) and SDATA (serial interface data).

When  $\overline{\text{CS}}$  is low,

- Serial shift of bits into the device is enabled.
- Serial data (on SDATA pin) is latched at every rising edge of SCLK.
- The serial data is loaded into the register at every 24<sup>th</sup> SCLK rising edge.

In case the word length exceeds a multiple of 24 bits, the excess bits are ignored. Data can be loaded in multiples of 24-bit words within a single active  $\overline{\text{CS}}$  pulse.

The first 8 bits form the register address and the remaining 16 bits form the register data. The interface can work with SCLK frequencies from 20 MHz down to very low speeds (a few hertz) and also with non-50% SCLK duty cycle.

### Register Initialization

After power up, the internal registers MUST be initialized to their default values. This can be done in one of two ways:

1. Through a hardware reset by applying a low-going pulse on the  $\overline{\text{RESET}}$  pin (of width greater than 10 ns) as shown in [Figure 6](#).

OR

2. By applying software reset. Using the serial interface, set the <RESET> bit (D7 in register 0x00) to HIGH. This initializes internal registers to their default values and then self-resets the <RESET> bit to **low**. In this case, the RESET pin is kept high (inactive).




Figure 6. Serial Interface Timing

**SERIAL INTERFACE TIMING CHARACTERISTICS**


Typical values at 25°C, MIN and MAX values across the full temperature range  $T_{MIN} = -40^{\circ}C$  to  $T_{MAX} = 85^{\circ}C$ , AVDD = 3.3 V, LVDD = 1.8 V, unless otherwise noted.

| PARAMETER    |                                    | MIN  | TYP | MAX | UNIT |
|--------------|------------------------------------|------|-----|-----|------|
| $f_{SCLK}$   | SCLK frequency (= $1/t_{SCLK}$ )   | > DC | 20  |     | MHz  |
| $t_{SLOADS}$ | $\overline{CS}$ to SCLK setup time | 25   |     |     | ns   |
| $t_{SLOADH}$ | SCLK to $\overline{CS}$ hold time  | 25   |     |     | ns   |
| $t_{DS}$     | SDATA setup time                   | 25   |     |     | ns   |
| $t_{DH}$     | SDATA hold time                    | 25   |     |     | ns   |

**RESET TIMING**

Typical values at 25°C, MIN and MAX values across the full temperature range  $T_{MIN} = -40^{\circ}C$  to  $T_{MAX} = 85^{\circ}C$  (unless otherwise noted)

| PARAMETER | TEST CONDITIONS      | MIN | TYP | MAX | UNIT |
|-----------|----------------------|-----|-----|-----|------|
| $t_1$     | Power-on delay       |     | 1   |     | ms   |
| $t_2$     | Reset pulse duration | 50  |     |     | ns   |
| $t_3$     | Register write delay |     | 100 |     | ns   |



NOTE: A high-going pulse on RESET pin is required in serial interface mode in case of initialization through hardware reset. For parallel interface operation, RESET has to be tied permanently HIGH.

Figure 7. Reset Timing Diagram

PRODUCT PREVIEW



## Serial Register Readout

The device includes a mode where the contents of the internal registers can be read back on SDO<sub>UT</sub> pin. This may be useful as a diagnostic check to verify the serial interface communication between the external controller and the ADC.

By default, after power up and device reset, the SDO<sub>UT</sub> pin is in the high-impedance state. When the readout mode is enabled using the register bit <READOUT>, SDO<sub>UT</sub> outputs the contents of the selected register serially, described as follows.


- Set register bit <READOUT> = 1 to put the device in serial readout mode. This disables any further writes into the internal registers, EXCEPT the register at address 1. Note that the <READOUT> bit itself is also located in register 1.

The device can exit readout mode by writing <READOUT> to 0.

Only the contents of register at address 1 cannot be read in the register readout mode.

- Initiate a serial interface cycle specifying the address of the register (A7-A0) whose content is to be read.
- The device serially outputs the contents (D15–D0) of the selected register on the SDO<sub>UT</sub> pin.
- The external controller can latch the contents at the rising edge of SCLK.
- To exit the serial readout mode, reset register bit <READOUT> = 0, which enables writes into all registers of the device. At this point, the SDO<sub>UT</sub> pin enters the high-impedance state.

A) Enable Serial Readout (<READOUT> = 1)



B) Read Contents of Register 0x0F. This Register has been Initialized with 0x0200 (The Device was earlier put in global power down)




Figure 8. Serial Readout Timing

PRODUCT PREVIEW

**SERIAL REGISTER MAP**
**Table 4. Summary of Functions Supported by Serial Interface<sup>(1)</sup>**

| Register Address | Register Data <sup>(2)</sup> |                    |           |     |                      |                      |                   |            |                    |                     |                       |                         |                                |                  |                                |                     |                 |
|------------------|------------------------------|--------------------|-----------|-----|----------------------|----------------------|-------------------|------------|--------------------|---------------------|-----------------------|-------------------------|--------------------------------|------------------|--------------------------------|---------------------|-----------------|
| A7-A0 in HEX     | D15                          | D14                | D13       | D12 | D11                  | D10                  | D9                | D8         | D7                 | D6                  | D5                    | D4                      | D3                             | D2               | D1                             | D0                  |                 |
| 0                | 0                            | 0                  | 0         | 0   | 0                    | 0                    | 0                 | 0          | 0                  | 0                   | 0                     | 0                       | 0                              | 0                | 0                              | <RESET>             |                 |
| 1                | 0                            | 0                  | 0         | 0   | 0                    | 0                    | 0                 | 0          | 0                  | 0                   | 0                     | 0                       | 0                              | 0                | 0                              | <READOUT>           |                 |
| 2                | 0                            | 0                  | <EN SYNC> | 0   | 0                    | 0                    | 0                 | 0          | 0                  | 0                   | 0                     | 0                       | 0                              | 0                | 0                              | 0                   |                 |
| F                | 0                            | 0                  | 0         | 0   | 0                    | <CONFIG PD PIN>      | <GLOBAL PDN>      | <STANDBY > | <PDN CH 4B>        | <PDN CH 3B>         | <PDN CH 2B>           | <PDN CH 1B>             | <PDN CH 4A>                    | <PDN CH 3A>      | <PDN CH 2A>                    | <PDN CH 1A>         |                 |
| 11               | 0                            | 0                  | 0         | 0   | 0                    | <LVDS CURR DATA>     |                   |            | 0                  | <LVDS CURR ADCLK>   |                       |                         | 0                              | <LVDS CURR LCLK> |                                |                     |                 |
| 12               | 0                            | <ENABLE LVDS TERM> | 0         | 0   | 0                    | <LVDS TERM DATA>     |                   |            | 0                  | <LVDS TERM ADCLK>   |                       |                         | 0                              | <LVDS TERM LCLK> |                                |                     |                 |
| 14               | 0                            | 0                  | 0         | 0   | 0                    | 0                    | 0                 | 0          | 0                  | 0                   | 0                     | 0                       | <EN LFNS CH 4>                 | <EN LFNS CH 3>   | <EN LFNS CH 2>                 | <EN LFNS CH 1>      |                 |
| 25               | 0                            | 0                  | 0         | 0   | 0                    | 0                    | 0                 | 0          | 0                  | <RAMP TEST PATTERN> | <DUAL CUSTOM PATTERN> | <SINGLE CUSTOM PATTERN> | CUSTOM PATTERN B DATA[15...14] |                  | CUSTOM PATTERN A DATA[15...14] |                     |                 |
| 26               | CUSTOM PATTERN A DATA[13..0] |                    |           |     |                      |                      |                   |            |                    |                     |                       |                         |                                |                  |                                | 0                   | 0               |
| 27               | CUSTOM PATTERN B DATA[13..0] |                    |           |     |                      |                      |                   |            |                    |                     |                       |                         |                                |                  |                                | 0                   | 0               |
| 28               | <EN WORD-WISE CONTROL>       |                    |           |     |                      |                      |                   |            |                    |                     |                       |                         |                                | <WORD-WISE CH4>  | <WORD-WISE CH3>                | <WORD-WISE CH2>     | <WORD-WISE CH1> |
| 29               | 0                            | 0                  | 0         | 0   | 0                    | 0                    | 0                 | 0          | 0                  | 0                   | 0                     | 0                       | 0                              | 0                | <EN DIG FILTER>                | <EN AVG>            |                 |
| 2A               | <GAIN CH4>                   |                    |           |     | <GAIN CH3>           |                      |                   |            | <GAIN CH2>         |                     |                       |                         | <GAIN CH1>                     |                  |                                |                     |                 |
| 2C               | 0                            | 0                  | 0         | 0   | 0                    | 0                    | 0                 | 0          | <AVG OUT 4>        |                     | <AVG OUT 3>           |                         | <AVG OUT 2>                    |                  | <AVG OUT 1>                    |                     |                 |
| 2E               | 0                            | 0                  | 0         | 0   | 0                    | 0                    | <FILTER TYPE CH1> |            |                    | <DEC by RATE CH1>   |                       |                         | 0                              | <ODD TAP CH1>    | 0                              | <USE FILTER CH1>    |                 |
| 2F               | 0                            | 0                  | 0         | 0   | 0                    | 0                    | <FILTER TYPE CH2> |            |                    | <DEC by RATE CH2>   |                       |                         | 0                              | <ODD TAP CH2>    | 0                              | <USE FILTER CH2>    |                 |
| 30               | 0                            | 0                  | 0         | 0   | 0                    | 0                    | <FILTER TYPE CH3> |            |                    | <DEC by RATE CH3>   |                       |                         | 0                              | <ODD TAP CH3>    | 0                              | <USE FILTER CH3>    |                 |
| 31               | 0                            | 0                  | 0         | 0   | 0                    | 0                    | <FILTER TYPE CH4> |            |                    | <DEC by RATE CH4>   |                       |                         | 0                              | <ODD TAP CH4>    | 0                              | <USE FILTER CH4>    |                 |
| 45               | 0                            | 0                  | 0         | 0   | 0                    | 0                    | 0                 | 0          | 0                  | 0                   | 0                     | 0                       | 0                              | 0                | <SYNC PATTERN>                 | <DESKEW PATTERN>    |                 |
| 46               | <EN SERIALI ZATION>          | 0                  | 0         | 0   | <16x SERIALI ZATION> | <14x SERIALI ZATION> | 0                 | 0          | 0                  | 0                   | <PAD two 0s>          | 0                       | <MSB FIRST>                    | <2S COMPL>       | 0                              | <2-WIRE 0.5X FRAME> |                 |
| 50               | <EN MAP1>                    | 0                  | 0         | 0   | <MAP_Ch1234_OUT2A>   |                      |                   |            | <MAP_Ch1234_OUT1B> |                     |                       |                         | <MAP_Ch1234_OUT1A>             |                  |                                |                     |                 |
| 51               | <EN MAP2>                    | 0                  | 0         | 0   | <MAP_Ch1234_OUT3B>   |                      |                   |            | <MAP_Ch1234_OUT3A> |                     |                       |                         | <MAP_Ch1234_OUT2B>             |                  |                                |                     |                 |
| 52               | <EN MAP3>                    | 0                  | 0         | 0   | 0                    | 0                    | 0                 | 0          | <MAP_Ch1234_OUT4B> |                     |                       |                         | <MAP_Ch1234_OUT4A>             |                  |                                |                     |                 |

(1) Multiple functions in a register can be programmed in a single write operation.

(2) All registers are cleared to zero after software or hardware reset is applied.

**Table 4. Summary of Functions Supported by Serial Interface<sup>(1)</sup> (continued)**

| Register Address | Register Data <sup>(2)</sup> |     |     |     |     |     |    |    |    |    |    |    |    |    |    |                  |
|------------------|------------------------------|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|------------------|
| A7-A0 in HEX     | D15                          | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0               |
| B3               | <EN ADC MODE>                | 0   | 0   | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 16B/14B ADC MODE |

# ADS5263

SLAS760 –MAY 2011

[www.ti.com](http://www.ti.com)

## Default State After Reset

- Device is in normal operation mode with 16-bit ADC enabled for all 4 channels.
- Output interface is 1-wire, 16× serialization with 8× bit clock and 1× frame clock frequency
- Serial readout is disabled
- PD pin is configured as global power-down pin
- LVDS output current is set to 3.5 mA; internal termination is disabled.
- Digital gain is set to 0 dB.
- Digital modes such as LFNS, digital filters are disabled.

## DESCRIPTION OF SERIAL REGISTERS

| REGISTER ADDRESS  | REGISTER DATA |     |     |     |     |     |    |    |    |    |    |    |    |    |    |         |
|-------------------|---------------|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|---------|
| A7 - A0<br>IN HEX | D15           | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0      |
| 0                 | 0             | 0   | 0   | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | <RESET> |

### D0 <RESET>

- 1 Software reset applied – resets all internal registers to their default values and self-clears to 0

| A7 - A0<br>IN HEX | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0        |
|-------------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|-----------|
| 1                 | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | <READOUT> |

### D0 <READOUT>

- 0 Serial readout of registers is disabled. Pin SDOOUT is in the high-impedance state.  
 1 Serial readout enabled, SDOOUT pin functions as serial data readout.

| A7 - A0<br>IN HEX | D15 | D14 | D13       | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-------------------|-----|-----|-----------|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|
| 2                 | 0   | 0   | <EN SYNC> | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

### D13 <EN SYNC>

- 0 SYNC pin is disabled.  
 1 SYNC pin can be used to synchronize the decimation filters across channels and across multiple chips.

| A7 - A0<br>IN HEX | D15 | D14 | D13 | D12 | D11 | D10                       | D9                  | D8                | D7                | D6                | D5                | D4                | D3                | D2                | D1                | D0                |
|-------------------|-----|-----|-----|-----|-----|---------------------------|---------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|
| F                 | 0   | 0   | 0   | 0   | 0   | <CON<br>FIG<br>PD<br>PIN> | <GLO<br>BAL<br>PDN> | <STA<br>ND<br>BY> | <PDN<br>CH<br>4B> | <PDN<br>CH<br>3B> | <PDN<br>CH<br>2B> | <PDN<br>CH<br>1B> | <PDN<br>CH<br>4A> | <PDN<br>CH<br>3A> | <PDN<br>CH<br>2A> | <PDN<br>CH<br>1A> |

### D10 <CONFIG PDN PIN> Can be used to configure PDN pin as global power down or standby

- 0 PDN pin functions as global power down.  
 1 PDN pin functions as standby.

### D9 <GLOBAL PDN>

- 0 Normal ADC operation  
 1 Device is put in global power down. All four channels are powered down, including LVDS output data and clock buffers.

### D8 <STANDBY>

- 0 Normal ADC operation

- 1 Device is put in standby. All four ADCs are powered down. Internal PLL, LVDS bit clock, and frame clock are running.

**D7-0 <PDN CH X> Individual channel power down**

- 0 Channel X is powered up.  
1 Channel X is powered down.

| REGISTER ADDRESS  | REGISTER DATA |     |     |     |     |                  |    |    |    |                   |    |    |    |                  |    |    |
|-------------------|---------------|-----|-----|-----|-----|------------------|----|----|----|-------------------|----|----|----|------------------|----|----|
|                   | D15           | D14 | D13 | D12 | D11 | D10              | D9 | D8 | D7 | D6                | D5 | D4 | D3 | D2               | D1 | D0 |
| A7 - A0<br>IN HEX |               |     |     |     |     |                  |    |    |    |                   |    |    |    |                  |    |    |
| 11                | 0             | 0   | 0   | 0   | 0   | <LVDS CURR DATA> |    |    | 0  | <LVDS CURR ADCLK> |    |    | 0  | <LVDS CURR LCLK> |    |    |

**D10-D8 <LVDS CURR DATA> LVDS current control for data buffers**

|     |        |
|-----|--------|
| 000 | 3.5 mA |
| 001 | 2.5 mA |
| 010 | 1.5 mA |
| 011 | 0.5 mA |
| 100 | 7.5 mA |
| 101 | 6.5 mA |
| 110 | 5.5 mA |
| 111 | 4.5 mA |

**D6-D4 <LVDS CURR LCLK> LVDS current control for frame-clock buffer**

|     |        |
|-----|--------|
| 000 | 3.5 mA |
| 001 | 2.5 mA |
| 010 | 1.5 mA |
| 011 | 0.5 mA |
| 100 | 7.5 mA |
| 101 | 6.5 mA |
| 110 | 5.5 mA |
| 111 | 4.5 mA |

**D2-D0 <LVDS CURR LCLK> LVDS current control for bit-clock buffer**

|     |        |
|-----|--------|
| 000 | 3.5 mA |
| 001 | 2.5 mA |
| 010 | 1.5 mA |
| 011 | 0.5 mA |
| 100 | 7.5 mA |
| 101 | 6.5 mA |
| 110 | 5.5 mA |
| 111 | 4.5 mA |

**ADS5263**

SLAS760 –MAY 2011

[www.ti.com](http://www.ti.com)

| REGISTER ADDRESS | REGISTER DATA |                    |     |     |     |                  |    |    |    |                     |    |    |    |                  |    |    |
|------------------|---------------|--------------------|-----|-----|-----|------------------|----|----|----|---------------------|----|----|----|------------------|----|----|
| A7 - A0 IN HEX   | D15           | D14                | D13 | D12 | D11 | D10              | D9 | D8 | D7 | D6                  | D5 | D4 | D3 | D2               | D1 | D0 |
| 12               | 0             | <ENABLE LVDS TERM> | 0   | 0   | 0   | <LVDS TERM DATA> |    |    | 0  | <LVDS TERM ADCLK> 0 |    |    | 0  | <LVDS TERM LCLK> |    |    |

**D14 <ENABLE LVDS TERM>**

0 Internal termination disabled

1 Internal termination enabled

**D10-D8 <LVDS TERM DATA> Internal LVDS termination for data buffers**

000 No internal termination

001 150 Ω

010 100 Ω

011 60 Ω

100 80 Ω

101 55 Ω

110 45 Ω

111 35 Ω

**D6-D4 <LVDS TERM ADCLK> Internal LVDS termination for frame clock buffer**

000 No internal termination

001 150 Ω

010 100 Ω

011 60 Ω

100 80 Ω

101 55 Ω

110 45 Ω

111 35 Ω

**D2-D0 <LVDS TERM LCLK> Internal LVDS termination for bit clock buffer**

000 No internal termination

001 150 Ω

010 100 Ω

011 60 Ω

100 80 Ω

101 55 Ω

110 45 Ω

111 35 Ω

| REGISTER ADDRESS | REGISTER DATA |     |     |     |     |     |    |    |    |    |    |    |               |               |               |               |
|------------------|---------------|-----|-----|-----|-----|-----|----|----|----|----|----|----|---------------|---------------|---------------|---------------|
| A7 - A0 IN HEX   | D15           | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3            | D2            | D1            | D0            |
| 14               | 0             | 0   | 0   | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | <EN LFNS CH4> | <EN LFNS CH3> | <EN LFNS CH2> | <EN LFNS CH1> |

**D3-D0 <EN LFNS CH X> low-frequency noise-suppression mode is enabled for channel X.**

0 LFNS mode is disabled.

1 LFNS mode is enabled for channel X.

In 16-bit ADC mode, <EN LFNS CH X> enables LFNS for channel CH X.

In 14-bit ADC mode, <EN LFNS CH X> enables LFNS for channel CH X B.

# ADS5263

SLAS760 –MAY 2011

[www.ti.com](http://www.ti.com)

| A7 - A0<br>IN HEX | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6                            | D5                              | D4                                | D3                                   | D2                                   | D1 | D0 |
|-------------------|-----|-----|-----|-----|-----|-----|----|----|----|-------------------------------|---------------------------------|-----------------------------------|--------------------------------------|--------------------------------------|----|----|
| 25                | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  | 0  | <RAMP<br>TEST<br>PATTERN<br>> | <DUAL<br>CUSTOM<br>PATTERN<br>> | <SINGLE<br>CUSTOM<br>PATTERN<br>> | CUSTOM<br>PATTERN B<br>DATA[15...14] | CUSTOM<br>PATTERN A<br>DATA[15...14] |    |    |

**D6 <RAMP TEST PATTERN>**

- 0 Ramp test pattern is disabled.
- 1 Ramp test pattern is enabled; output code increments by one LSB every clock cycle.

**D5 <DUAL CUSTOM PATTERN>**

- 0 Dual custom pattern is disabled.
- 1 Dual custom pattern is enabled.

Two custom patterns can be specified in registers PATTERN A and PATTERN B. The two patterns are output one after the other (instead of ADC data).

**D5 <SINGLE CUSTOM PATTERN>**

- 0 Single custom pattern is disabled.
- 1 Single custom pattern is enabled.

The custom pattern can be specified in register A and is output every clock cycle instead of ADC data.

**D3-D2 <CUSTOM PATTERN B bits D15 and D14>**
**D1-D0 <CUSTOM PATTERN A bits D15 and D14>**

Specify bits D15 and D14 of custom pattern in these register bits.

| A7 - A0<br>IN HEX | D15                          | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-------------------|------------------------------|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|----|
| 26                | CUSTOM PATTERN A DATA[13..0] |     |     |     |     |     |    |    |    |    |    |    |    |    | 0  | 0  |
| 27                | CUSTOM PATTERN B DATA[13..0] |     |     |     |     |     |    |    |    |    |    |    |    |    | 0  | 0  |

Specify bits D13 to D0 of custom pattern in these registers.

| A7 - A0<br>IN HEX | D15                              | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3                     | D2                     | D1                     | D0                     |
|-------------------|----------------------------------|-----|-----|-----|-----|-----|----|----|----|----|----|----|------------------------|------------------------|------------------------|------------------------|
| 28                | <EN<br>WORD-<br>WISE<br>CONTROL> |     |     |     |     |     |    |    |    |    |    |    | <WORD-<br>WISE<br>CH4> | <WORD-<br>WISE<br>CH3> | <WORD-<br>WISE<br>CH2> | <WORD-<br>WISE<br>CH1> |

**D15 <EN WORD-WISE CONTROL>**

- 0 Control of word-wise mode is disabled.
- 1 Control of word-wise mode is enabled.

**D3-D0 <WORD-WISE CH XL>**

- 0 Output data is serially sent in byte-wise format.
- 1 Output data is serially sent in word-wise format ONLY when 2-wire mode is enabled (see register 0x46).



| A7 - A0<br>IN HEX | D15        | D14 | D13 | D12 | D11        | D10 | D9 | D8 | D7         | D6 | D5 | D4 | D3         | D2 | D1 | D0 |
|-------------------|------------|-----|-----|-----|------------|-----|----|----|------------|----|----|----|------------|----|----|----|
| 2A                | <GAIN CH4> |     |     |     | <GAIN CH3> |     |    |    | <GAIN CH2> |    |    |    | <GAIN CH1> |    |    |    |

**<GAIN Ch x> Individual channel gain control**

In 16-bit ADC mode, <GAIN CH X> sets gain for channel CH X A.

In 14-bit ADC mode, <GAIN CH X> sets gain for channel CH X B.

|                 |        |
|-----------------|--------|
| 0000            | 0 dB   |
| 0001            | 1 dB   |
| 0010            | 2 dB   |
| 0011            | 3 dB   |
| 0100            | 4 dB   |
| 0101            | 5 dB   |
| 0110            | 6 dB   |
| 0111            | 7 dB   |
| 1000            | 8 dB   |
| 1001            | 9 dB   |
| 1010            | 10 dB  |
| 1011            | 11 dB  |
| 1100            | 12 dB  |
| 1101 to<br>1111 | Unused |

| A7 - A0<br>IN HEX | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7          | D6          | D5          | D4          | D3 | D2 | D1 | D0 |
|-------------------|-----|-----|-----|-----|-----|-----|----|----|-------------|-------------|-------------|-------------|----|----|----|----|
| 2C                | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  | <AVG OUT 4> | <AVG OUT 3> | <AVG OUT 2> | <AVG OUT 1> |    |    |    |    |

**<AVG OUT 1> These bits determine which data stream is output on LVDS pins OUT1A/1B.  
(after global enable bit for averaging is enabled <EN AVG GLO> = 1)**

|    |   |
|----|---|
| 00 | LVDS OUT1A/1B buffers are powered down.   |
| 01 | OUT1A/1B output digital data corresponding to the signal applied on analog input pin IN1.                                 |
| 10 | OUT1A/1B output digital data corresponding to the average of signals applied on analog input pins IN1 and IN2.            |
| 11 | OUT1A/1B output digital data corresponding to the average of signals applied on analog input pins IN1, IN2, IN3, and IN4. |

**<AVG OUT 2> These bits determine which data stream is output on LVDS pins OUT2A/2B  
(after global enable bit for averaging is enabled <EN AVG GLO> = 1)**

|    |  |
|----|--|
| 00 | LVDS OUT2A/2B buffers are powered down.  |
| 01 | OUT2A/2B output digital data corresponding to the signal applied on analog input pin IN2.                      |
| 10 | OUT2A/2B output digital data corresponding to the signal applied on analog input pin IN3.                      |
| 11 | OUT2A/2B output digital data corresponding to the average of signals applied on analog input pins IN3 and IN4. |

**<AVG OUT 3> These bits determine which data stream is output on LVDS pins OUT3A/3B  
(after global enable bit for averaging is enabled <EN AVG GLO> = 1)**

|    |   |
|----|---|
| 00 | LVDS OUT3A/3B buffers are powered down. |
|----|---|

**ADS5263**

SLAS760 –MAY 2011

[www.ti.com](http://www.ti.com)

- 01 OUT3A/3B output digital data corresponding to the signal applied on analog input pin IN3.
- 10 OUT3A/3B output digital data corresponding to the signal applied on analog input pin IN2.
- 11 OUT3A/3B output digital data corresponding to the average of signals applied on analog input pins IN1 and IN4.

**<AVG OUT 4> These bits determine which data stream is output on LVDS pins OUT4A/4B (after global enable bit for averaging is enabled <EN AVG GLO> = 1)**

- 00 LVDS OUT4A/4B buffers are powered down.
- 01 OUT4A/4B output digital data corresponding to the signal applied on analog input pin IN4.
- 10 OUT4A/4B output digital data corresponding to the average of signals applied on analog input pins IN3 and IN4.
- 11 OUT4A/4B output digital data corresponding to the average of signals applied on analog input pins IN1, IN2, IN3, and IN4.

| A7 - A0<br>IN HEX | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1                 | D0              |
|-------------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|--------------------|-----------------|
| 29                | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | <EN DIG<br>FILTER> | <EN AVG<br>GLO> |

**D1 <EN DIG FILTER>**

- 0 Digital filter mode is disabled.
- 1 Digital filter mode is enabled on all channels. To turn filter on or off for individual channels, also set the <USE FILTER CH X> register bit.

**D0 <EN AVG GLO>**

- 0 Averaging mode is disabled.
- 1 Averaging mode is enabled on all channels.

| A7 - A0<br>IN HEX | D15 | D14 | D13 | D12 | D11 | D10 | D9                   | D8 | D7 | D6                   | D5 | D4 | D3 | D2 | D1 | D0                  |
|-------------------|-----|-----|-----|-----|-----|-----|----------------------|----|----|----------------------|----|----|----|----|----|---------------------|
| 2E                | 0   | 0   | 0   | 0   | 0   | 0   | <FILTER TYPE<br>CH1> |    |    | <DEC by RATE<br>CH1> |    |    | 0  | 0  | 0  | <USE FILTER<br>CH1> |
| 2F                | 0   | 0   | 0   | 0   | 0   | 0   | <FILTER TYPE<br>CH2> |    |    | <DEC by RATE<br>CH2> |    |    | 0  | 0  | 0  | <USE FILTER<br>CH2> |
| 30                | 0   | 0   | 0   | 0   | 0   | 0   | <FILTER TYPE<br>CH3> |    |    | <DEC by RATE<br>CH3> |    |    | 0  | 0  | 0  | <USE FILTER<br>CH3> |
| 31                | 0   | 0   | 0   | 0   | 0   | 0   | <FILTER TYPE<br>CH4> |    |    | <DEC by RATE<br>CH4> |    |    | 0  | 0  | 0  | <USE FILTER<br>CH4> |

**D0 <USE FILTER CH X>**

- 0 Filter is turned OFF on channel X
- 1 Filter is turned ON on channel X.

**D2 <ODD TAP CH X> select filter with even or odd tap for channel X**

- 0 Even tap filter is selected.
- 1 Odd tap filter is selected.

**D6-D4 <DEC by RATE CH X> select decimation rates for channel X**

- 000 Decimate-by-2 rate is selected.
- 001 Decimate-by-4 rate is selected.
- 100 Decimate-by-8 rate is selected.

Other combinations Do not use

**D9-D7 <FILTER TYPE CH X> select type of filter for channel X**

- 000 Low-pass filter with decimate-by-2 rate
- 001 High-pass filter with decimate-by-2 rate
- 010 Low-pass filter with decimate-by-4 rate
- 011 Band-pass filter #1 with decimate-by-4 rate
- 100 Band-pass filter #2 with decimate-by-4 rate
- 101 High-pass filter with decimate-by-4 rate

| A7 - A0<br>IN HEX | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1            | D0 |
|-------------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|---------------|----|
| 38                | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | <OUTPUT RATE> |    |

**D1-D0 <OUTPUT RATE>**

- 00 Output data rate = 1× sample rate
- 01 Output data rate = 0.5× sample rate
- 02 Output data rate = 0.25× sample rate
- 03 Output data rate = 0.125× sample rate

| A7 - A0<br>IN HEX | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1             | D0               |
|-------------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----------------|------------------|
| 45                | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | <SYNC PATTERN> | <DESKEW PATTERN> |

**D1 <SYNC PATTERN>**

- 0 Sync pattern disabled
- 1 Sync pattern enabled.  
All channels output a repeating pattern of 8 1s and 8 0s instead of ADC data.  
Output data [15...0] = 0xFF00

**D1 <DESKEW PATTERN>**

- 0 Deskew pattern disabled
- 1 Deskew pattern enabled.  
All channels output a repeating pattern of 1010101010101010 instead of ADC data.

| A7-A0<br>IN HEX | D15               | D14 | D13 | D12 | D11            | D10            | D9 | D8 | D7 | D6 | D5           | D4 | D3          | D2         | D1 | D0                  |
|-----------------|-------------------|-----|-----|-----|----------------|----------------|----|----|----|----|--------------|----|-------------|------------|----|---------------------|
| 46              | <ENABLE SERIAL'N> | 0   | 0   | 0   | <16b SERIAL'N> | <14b SERIAL'N> | 0  | 0  | 0  | 0  | <PAD two 0s> | 0  | <MSB FIRST> | <2S COMPL> | 0  | <2-WIRE 0.5X FRAME> |

**D15 <ENABLE SERIAL'N> Enable bit for serialization bits in register 46>**

- 0 Disable control of serialization register bits in register 0x46.
- 1 Enable control of serialization register bits in register 0x46.

**D11 <16b SERIAL'N> Enable 16-bit serialization, to be used in 16-bit ADC mode**

- 0 Disable 16-bit serialization.
- 1 Enable 16-bit serialization. ADC data bits D[15..0] are serialized.

**D10 <14b SERIAL'N> Enable 14-bit serialization, to be used in 14-bit ADC mode**

- 0 Disable 14-bit serialization.
- 1 Enable 14-bit serialization. ADC data bits D[13..0] are serialized.

**D5 <PAD two 0s>**

- 0 Padding disabled

# ADS5263

SLAS760 –MAY 2011

[www.ti.com](http://www.ti.com)

- 1 Two zero bits are padded to the ADC data on the LSB side and the combined data is then serialized. When the bit <4b SERIAL'N> is also enabled, two zero bits are padded to the 14-bit ADC data. The combined data (= ADC[13..0],0,0) is serially output.

### D3 <MSB First>

- 0 ADC data is output serially, with LSB bit first.  
1 ADC data is output serially, with MSB bit first.

### D2 <2s COMPL>

- 0 Output data format is offset binary.  
1 Output data format is 2s complement.

### D0 <2 WIRE 0.5X frame clock>

- 0 Enables 1-wire LVDS interface with 1× frame clock  
1 Enables 2-wire LVDS interface with 0.5× frame clock

| A7 - A0<br>IN HEX | D15                        | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0                          |
|-------------------|----------------------------|-----|-----|-----|-----|-----|----|----|----|----|----|----|----|----|----|-----------------------------|
| B3                | <b>ENABLE<br/>ADC MODE</b> | 0   | 0   | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | <b>16B/14B<br/>ADC MODE</b> |

### D15 <ENABLE ADC MODE>

- 0 Disable selection of 14 bit ADC mode  
1 Enables selection of 14 bit ADC mode

### D0 <16B/14B ADC MODE>

- 0 16-bit ADC operation is enabled  
1 14-bit ADC operation is enabled

| A7 - A0<br>IN HEX | D15                    | D14 | D13 | D12 | D11                             | D10 | D9 | D8                              | D7 | D6 | D5                              | D4 | D3 | D2 | D1 | D0 |
|-------------------|------------------------|-----|-----|-----|---------------------------------|-----|----|---------------------------------|----|----|---------------------------------|----|----|----|----|----|
| 50                | <b>&lt;EN MAP1&gt;</b> | 0   | 0   | 0   | <b>&lt;MAP_Ch1234_OUT2A&gt;</b> |     |    | <b>&lt;MAP_Ch1234_OUT1B&gt;</b> |    |    | <b>&lt;MAP_Ch1234_OUT1A&gt;</b> |    |    |    |    |    |

### D15 <EN MAP1>

- 0 Mapping function for outputs OUT1A, OUT1B, and OUT2A is disabled.  
1 Mapping function for outputs OUT1A, OUT1B, and OUT2A is *enabled*.

### D3-D0 <MAP\_Ch1234\_OUT1A>

- 0000 MSB byte corresponding to input IN1 is output on OUT1A.  
0001 LSB byte corresponding to input IN1 is output on OUT1A.  
0010 MSB byte corresponding to input IN2 is output on OUT1A.  
0011 LSB byte corresponding to input IN2 is output on OUT1A.  
0100 MSB byte corresponding to input IN3 is output on OUT1A.  
0101 LSB byte corresponding to input IN3 is output on OUT1A.  
0110 MSB byte corresponding to input IN4 is output on OUT1A.  
0111 LSB byte corresponding to input IN4 is output on OUT1A.  
1xxx OUT1A LVDS buffer is powered down.

### D7-D4 <MAP\_Ch1234\_OUT1B>

- 0000 MSB byte corresponding to input IN1 is output on OUT1B.  
0001 LSB byte corresponding to input IN1 is output on OUT1B.

0010 MSB byte corresponding to input IN2 is output on OUT1B.  
0011 LSB byte corresponding to input IN2 is output on OUT1B.  
0100 MSB byte corresponding to input IN3 is output on OUT1B.  
0101 LSB byte corresponding to input IN3 is output on OUT1B.  
0110 MSB byte corresponding to input IN4 is output on OUT1B.  
0111 LSB byte corresponding to input IN4 is output on OUT1B.  
1xxx OUT1B LVDS buffer is powered down.

**D11-D8 <MAP\_Ch1234\_OUT2A>**

0000 MSB byte corresponding to input IN1 is output on OUT2A.  
0001 LSB byte corresponding to input IN1 is output on OUT2A.  
0010 MSB byte corresponding to input IN2 is output on OUT2A.  
0011 LSB byte corresponding to input IN2 is output on OUT2A.  
0100 MSB byte corresponding to input IN3 is output on OUT2A.  
0101 LSB byte corresponding to input IN3 is output on OUT2A.  
0110 MSB byte corresponding to input IN4 is output on OUT2A.  
0111 LSB byte corresponding to input IN4 is output on OUT2A.  
1xxx OUT2A LVDS buffer is powered down.

| A7 - A0<br>IN HEX | D15       | D14 | D13 | D12 | D11                | D10 | D9 | D8                 | D7 | D6 | D5                 | D4 | D3 | D2 | D1 | D0 |
|-------------------|-----------|-----|-----|-----|--------------------|-----|----|--------------------|----|----|--------------------|----|----|----|----|----|
| 51                | <EN MAP2> | 0   | 0   | 0   | <MAP_Ch1234_OUT3B> |     |    | <MAP_Ch1234_OUT3A> |    |    | <MAP_Ch1234_OUT2B> |    |    |    |    |    |

**D15 <EN MAP2>**

0 Mapping function for outputs OUT3B, OUT3A, and OUT2B is disabled.  
1 Mapping function for outputs OUT3B, OUT3A, and OUT2B is enabled.

**D3-D0 <MAP\_Ch1234\_OUT2B>**

0000 MSB byte corresponding to input IN1 is output on OUT2B.  
0001 LSB byte corresponding to input IN1 is output on OUT2B.  
0010 MSB byte corresponding to input IN2 is output on OUT2B.  
0011 LSB byte corresponding to input IN2 is output on OUT2B.  
0100 MSB byte corresponding to input IN3 is output on OUT2B.  
0101 LSB byte corresponding to input IN3 is output on OUT2B.  
0110 MSB byte corresponding to input IN4 is output on OUT2B.  
0111 LSB byte corresponding to input IN4 is output on OUT2B.  
1xxx OUT2B LVDS buffer is powered down.

**D7-D4 <MAP\_Ch1234\_OUT3A>**

0000 MSB byte corresponding to input IN1 is output on OUT3A.  
0001 LSB byte corresponding to input IN1 is output on OUT3A.  
0010 MSB byte corresponding to input IN2 is output on OUT3A.  
0011 LSB byte corresponding to input IN2 is output on OUT3A.  
0100 MSB byte corresponding to input IN3 is output on OUT3A.  
0101 LSB byte corresponding to input IN3 is output on OUT3A.

**ADS5263**

SLAS760 –MAY 2011

[www.ti.com](http://www.ti.com)

0110 MSB byte corresponding to input IN4 is output on OUT3A.  
 0111 LSB byte corresponding to input IN4 is output on OUT3A.  
 1xxx OUT3A LVDS buffer is powered down.

**D11-D8 <MAP\_Ch1234\_OUT3B>**

0000 MSB byte corresponding to input IN1 is output on OUT3B.  
 0001 LSB byte corresponding to input IN1 is output on OUT3B.  
 0010 MSB byte corresponding to input IN2 is output on OUT3B.  
 0011 LSB byte corresponding to input IN2 is output on OUT3B.  
 0100 MSB byte corresponding to input IN3 is output on OUT3B.  
 0101 LSB byte corresponding to input IN3 is output on OUT3B.  
 0110 MSB byte corresponding to input IN4 is output on OUT3B.  
 0111 LSB byte corresponding to input IN4 is output on OUT3B.  
 1xxx OUT3B LVDS buffer is powered down.

| A7 - A0<br>IN HEX | D15       | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7                 | D6 | D5 | D4                 | D3 | D2 | D1 | D0 |
|-------------------|-----------|-----|-----|-----|-----|-----|----|----|--------------------|----|----|--------------------|----|----|----|----|
| 52                | <EN MAP3> | 0   | 0   | 0   | 0   | 0   | 0  | 0  | <MAP_Ch1234_OUT4B> |    |    | <MAP_Ch1234_OUT4B> |    |    |    |    |

**D15 <EN MAP3>**

0 Mapping function for outputs OUT4A and OUT4B is disabled.  
 1 Mapping function for outputs OUT4A and OUT4B is enabled.

**D3-D0 <MAP\_Ch1234\_OUT4A>**

0000 MSB byte corresponding to input IN1 is output on OUT4A.  
 0001 LSB byte corresponding to input IN1 is output on OUT4A.  
 0010 MSB byte corresponding to input IN2 is output on OUT4A.  
 0011 LSB byte corresponding to input IN2 is output on OUT4A.  
 0100 MSB byte corresponding to input IN3 is output on OUT4A.  
 0101 LSB byte corresponding to input IN3 is output on OUT4A.  
 0110 MSB byte corresponding to input IN4 is output on OUT4A.  
 0111 LSB byte corresponding to input IN4 is output on OUT4A.  
 1xxx OUT4A LVDS buffer is powered down.

**D7-D4 <MAP\_Ch1234\_OUT4B>**

0000 MSB byte corresponding to input IN1 is output on OUT4B.  
 0001 LSB byte corresponding to input IN1 is output on OUT4B.  
 0010 MSB byte corresponding to input IN2 is output on OUT4B.  
 0011 LSB byte corresponding to input IN2 is output on OUT4B.  
 0100 MSB byte corresponding to input IN3 is output on OUT4B.  
 0101 LSB byte corresponding to input IN3 is output on OUT4B.  
 0110 MSB byte corresponding to input IN4 is output on OUT4B.  
 0111 LSB byte corresponding to input IN4 is output on OUT4B.  
 1xxx OUT4B LVDS buffer is powered down.

TYPICAL CHARACTERISTICS – 16 BIT ADC MODE

All plots are at 25°C, AVDD = 3.3 V, LVDD = 1.8 V, maximum-rated sampling frequency, sine-wave input clock = 1.5 V<sub>PP</sub> differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, 0 dB gain, 32k point FFT (unless otherwise noted)




Figure 9. FFT for 3-MHz Input Signal,  $f_s = 40$  MSPS




Figure 10. FFT for 15-MHz Input Signal,  $f_s = 40$  MSPS




Figure 11. FFT for 3-MHz Input Signal,  $f_s = 80$  MSPS




Figure 12. FFT for 15-MHz Input Signal,  $f_s = 80$  MSPS

**TYPICAL CHARACTERISTICS – 16 BIT ADC MODE (continued)**

All plots are at 25°C, AVDD = 3.3 V, LVDD = 1.8 V, maximum-rated sampling frequency, sine-wave clock = 1.5 V<sub>PP</sub> differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, 0 dB gain, 32k point FFT (unless otherwise noted)




Figure 13. FFT for 65-MHz Input Signal,  $f_s = 80$  MSPS




Figure 14. FFT for 3-MHz Input Signal,  $f_s = 100$  MSPS




Figure 15. FFT for 15-MHz Input Signal,  $f_s = 100$  MSPS




Figure 16. FFT for 65-MHz Input Signal,  $f_s = 100$  MSPS



**TYPICAL CHARACTERISTICS – 16 BIT ADC MODE (continued)**

All plots are at 25°C, AVDD = 3.3 V, LVDD = 1.8 V, maximum-rated sampling frequency, sine-wave input clock = 1.5 V<sub>pp</sub> differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, 0 dB gain, 32k point FFT (unless otherwise noted)




Figure 17. FFT for 2-Tone Input Signal

Graphics Placeholder

Figure 18. SFDR vs Input Frequency

Graphics Placeholder

Figure 19. SNR vs Input Frequency

Graphics Placeholder

Figure 20. SFDR Across Gain

Graphics Placeholder




Figure 22. Performance Across Input Amplitude, Single Tone

Figure 21. SNR Across Gain

Graphics Placeholder

Figure 23. Performance vs Input Common-Mode Voltage

Graphics Placeholder

Figure 24. SFDR Across Temperature vs AVDD Supply

**TYPICAL CHARACTERISTICS – 16 BIT ADC MODE (continued)**

All plots are at 25°C, AVDD = 3.3 V, LVDD = 1.8 V, maximum-rated sampling frequency, sine-wave clock = 1.5 V<sub>pp</sub> differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, 0 dB gain, 32k point FFT (unless otherwise noted)


Graphics Placeholder

**Figure 25. SNR Across Temperature vs AVDD Supply**

Graphics Placeholder


**Figure 26. Performance Across LVDD Supply Voltage**

Graphics Placeholder




**Figure 27. Performance Across Input Clock Amplitude**

**Figure 28. Performance Across Input Clock Duty Cycle**



**Figure 29. Near-Channel Crosstalk Spectrum**



**Figure 30. Far-Channel Crosstalk Spectrum**

PRODUCT PREVIEW

**TYPICAL CHARACTERISTICS – 16 BIT ADC MODE (continued)**

All plots are at 25°C, AVDD = 3.3 V, LVDD = 1.8 V, maximum-rated sampling frequency, sine-wave input clock = 1.5 V<sub>PP</sub> differential clock amplitude, 50% clock duty cycle, -1 dBFS differential analog input, internal reference mode, 0 dB gain, 32k point FFT (unless otherwise noted)




Figure 31. Integral Non-Linearity




Figure 32. Differential Non-Linearity

Graphics Placeholder

Figure 33. Histogram of Output Code With Analog Inputs Shorted

TYPICAL CHARACTERISTICS – 14-BIT ADC MODE




Figure 34. FFT for 3-MHz Input Signal,  $f_s = 100$  MSPS




Figure 35. FFT for 15-MHz Input Signal,  $f_s = 100$  MSPS




Figure 36. FFT for 65-MHz Input Signal,  $f_s = 100$  MSPS

TYPICAL CHARACTERISTICS – COMMON PLOTS




Figure 37. Analog Power Across Sampling Frequencies




Figure 38. 16-Bit Digital Power Across Sampling Frequencies




Figure 39. 14-Bit Digital Power Across Sampling Frequencies

## APPLICATION INFORMATION

### THEORY OF OPERATION

ADS5263 is a high-performance 16-bit quad-channel ADC with sample rates up to 100 MSPS.

The conversion process is initiated by a rising edge of the external input clock and the analog input signal is sampled. The sampled signal is sequentially converted by a series of small resolution stages with the outputs combined in a digital correction logic block. At every clock edge the sample propagates through the pipeline, resulting in a data latency of 16 clock cycles. The output is available as 16-bit data in serial LVDS format, coded in either offset binary or binary 2s-complement format.


The device also has a 14-bit low-power mode, where it operates as a quad-channel 14-bit ADC. The 16-bit front-end stage is powered down and the part consumes almost half the power, compared to the 16-bit mode. The ADS5263 can be dynamically switched between the two resolution modes. This allows systems to use the same part in a high-resolution, high-power mode or a low-resolution, low-power mode.

The INxA pins are used as the 16-bit ADC inputs, and the INxB pins function as the 14-bit ADC inputs.

### ANALOG INPUT

The analog input consists of a switched-capacitor based differential sample and hold architecture.

This differential topology results in very good ac performance, even for high input frequencies at high sampling rates. The INxP and INxM pins must be externally biased around a common-mode voltage of 1.5 V, available on the VCM pin. For a full-scale differential input, each input pin INP, INM must swing symmetrically between  $V_{CM} + 1\text{ V}$  and  $V_{CM} - 1\text{ V}$ , resulting in a 4-Vpp differential input swing.



**Figure 40. 16-Bit ADC – Analog Input Equivalent Circuit**

### Drive Circuit Requirements

For optimum performance, the analog inputs must be driven differentially. This improves the common-mode noise immunity and even-order harmonic rejection. A 5-Ω to 15-Ω resistor in series with each input pin is recommended to damp out ringing caused by package parasitics. It is also necessary to present low impedance ( $<50\ \Omega$ ) for the common mode switching currents. This can be achieved by using two resistors from each input terminated to the common mode voltage (VCM).

Note that the device includes an internal R-C-R filter across the input pins. The purpose of the filter is to absorb the glitches caused by the opening and closing of the sampling capacitors. The cutoff frequency of the R-C filter

involves a trade-off. A lower cutoff frequency (larger C) absorbs glitches better, but also reduces the input bandwidth and the maximum input frequency that can be supported. On the other hand, with no internal R-C filter, high input frequency can be supported, but now the sampling glitches must be supplied by the external driving circuit. The inductance of the package bond wires limits the ability of the drive circuit to support these glitches.

Figure 41 and Figure 42 show the impedance ( $Z_{in} = R_{in} \parallel C_{in}$ ) looking across the differential ADC input pins. While designing the external drive circuit, the ADC input impedance must be considered.




Figure 41. ADC Analog Input Resistance (R<sub>in</sub>) Across Frequency





Figure 42. ADC Analog Input Capacitance (C<sub>in</sub>) Across Frequency

## CLAMP FUNCTION

The 14-bit ADC analog inputs have an integrated clamp function that can be used to interface to a CCD sensor output. A typical CCD sensor output has three timing phases – a reset phase followed by a reference phase and the actual picture phase.

The analog inputs of the ADS5263 are clamped to a voltage ( $V_{\text{clamp}}$ ) decided by an internally generated CLAMP clock signal. The CLAMP clock signal is high for one ADC clock cycle and low for two cycles. A high-going signal on SYNC can be used to synchronize the CLAMP clock with the reset phase of the CCD sensor output.

An equivalent circuit of the input pins and a detailed timing diagram showing the clamp action is shown in [Figure 43](#).



**Figure 43. 14-Bit ADC Analog Input Equivalent Circuit**






Figure 44. Clamp Timing Diagram




Figure 45. CCD Sensor Connections

### LOW-FREQUENCY NOISE SUPPRESSION

The low-frequency noise suppression mode is specifically useful in applications where good noise performance is desired in the low frequency band of dc to 1 MHz. By setting this mode, the low-frequency noise spectrum band around dc is shifted to a similar band around ( $f_s/2$  or Nyquist frequency). As a result, the noise spectrum from dc to about 1 MHz improves significantly as shown by the following spectrum plots.

This function can be selectively enabled in each channel using the register bits <EN LFNS CH x>. The following plots show the effect of this mode on the spectrum.




Figure 46. Spectrum (Full) With LF Noise Suppression Enabled




Figure 47. Spectrum (Zoomed) From DC to 1 MHz




Figure 48. Spectrum (Zoomed) in 1-MHz Band From 49 MHz to 50 MHz ( $f_s=100$  MSPS)

## DIGITAL PROCESSING BLOCKS

The ADS5263 integrates a set of commonly useful digital functions that can be used to ease system design. These functions are shown in the digital block diagram of [Figure 49](#) and described in the following sections.




Figure 49. Block Diagram – Digital Processing

## DIGITAL GAIN

ADS5263 includes programmable digital gain settings from 0 dB to 12 dB in steps of 1 dB. The benefit of digital gain is to get improved SFDR performance. The SFDR improvement is achieved at the expense of SNR; for each gain setting, the SNR degrades by about 1 dB. So, the gain can be used to trade off between SFDR and SNR.

For each gain setting, the analog supported input full-scale range scales proportionally, as shown in Table 5. The full-scale range depends on the ADC mode used (16-bit or 14-bit).

After a reset, the device comes up in the 0-dB gain mode. To use other gain settings, program the <GAIN CH x> register bits.

**Table 5. Analog Full-Scale Range Across Gains**

| DIGITAL GAIN,<br>dB | 16-BIT ADC MODE              | 14-BIT ADC MODE              |
|---------------------|------------------------------|------------------------------|
|                     | ANALOG FULL-SCALE INPUT, Vpp | ANALOG FULL-SCALE INPUT, Vpp |
| 0                   | 4.00                         | 2                            |
| 1                   | 3.57                         | 1.78                         |
| 2                   | 3.18                         | 1.59                         |
| 3                   | 2.83                         | 1.42                         |
| 4                   | 2.52                         | 1.26                         |
| 5                   | 2.25                         | 1.12                         |
| 6                   | 2.00                         | 1.00                         |
| 7                   | 1.79                         | 0.89                         |
| 8                   | 1.59                         | 0.80                         |
| 9                   | 1.42                         | 0.71                         |
| 10                  | 1.26                         | 0.63                         |
| 11                  | 1.13                         | 0.56                         |
| 12                  | 1.00                         | 0.50                         |

## DIGITAL FILTER

The digital processing block includes the option to filter and decimate the ADC data outputs digitally. Various filters and decimation rates are supported – decimation rates of 2,4, and 8 and low-pass, high-pass, and band-pass filters are available.

The filters are internally implemented as a 24-tap symmetric FIR (even-tap) using pre-defined coefficients. Alternatively, some of the filters can be configured as a 23-tap symmetric FIR (or odd-tap filters). The coefficients used are 11-bit signed numbers (–1024 to 1023).

In addition to these built-in filters, customers also have the option of using their own custom 11-bit signed coefficients. Due to the symmetric FIR implementation of the filters, the customers can specify only 12 coefficients. The 12 custom coefficients can be loaded into 12 separate registers for each channel.


See Table 6 for choosing the right combination of decimation rate and filter types.

**Table 6. Digital Filters**


| DECIMATION    | TYPE OF FILTER   | <OUTPUT RATE> | DEC by RATE CHx> | <FILTER TYPE CHx> | <SEL ODD TAP> | <USE FILTER CHx> | <EN CUSTOM FILT> |
|---------------|--|---------------|------------------|-------------------|---------------|------------------|------------------|
| Decimate by 2 | Built-in <b>low-pass odd-tap</b> filter (pass band = 0 to $f_s/4$ )                  | 001           | 000              | 000               | 1             | 1                | 0                |
|               | Built-in <b>high-pass odd-tap</b> filter (pass band = 0 to $f_s/4$ )                 | 001           | 000              | 001               | 1             | 1                | 0                |
| Decimate by 4 | Built-in <b>low-pass even-tap</b> filter (pass band = 0 to $f_s/8$ )                 | 010           | 001              | 010               | 0             | 1                | 0                |
|               | Built-in first <b>band pass even tap</b> filter (pass band = $f_s/8$ to $f_s/4$ )    | 010           | 001              | 011               | 0             | 1                | 0                |
|               | Built-in second <b>band pass even tap</b> filter (pass band = $f_s/4$ to $3 f_s/8$ ) | 010           | 001              | 100               | 0             | 1                | 0                |
|               | Built-in <b>high pass odd tap</b> filter (pass band = $3 f_s/8$ to $f_s/2$ )         | 010           | 001              | 101               | 1             | 1                | 0                |
| Decimate by 2 | Custom filter (user programmable coefficients)                                       | 001           | 000              | 000               | 0 and 1       | 1                | 1                |
| Decimate by 4 | Custom filter (user programmable coefficients)                                       | 010           | 001              | 000               | 0 and 1       | 1                | 1                |

**Table 6. Digital Filters (continued)**

| DECIMATION        | TYPE OF FILTER                                | <OUTPUT RATE> | DEC by RATE CHx> | <FILTER TYPE CHx> | <SEL ODD TAP> | <USE FILTER CHx> | <EN CUSTOM FILT> |
|-------------------|---|---------------|------------------|-------------------|---------------|------------------|------------------|
| Decimate by 8     | Custom filter (user programmablecoefficients) | 011           | 100              | 000               | 0 and 1       | 1                | 1                |
| Bypass decimation | Custom filter (user programmablecoefficients) |               |                  |                   | 0 and 1       | 1                | 1                |



**Figure 50. Filter Response – Decimate by 2**



**Figure 51. Filter Response – Decimate by 4**

## DIGITAL AVERAGING

The ADS5263 includes an averaging function where the ADC digital data from two (or four) channels can be averaged. The averaged data is output on specific LVDS channels. [Table 7](#) shows the combinations of the input channels that can be averaged and the LVDS channels on which averaged data is available

**Table 7. Using Channel Averaging**

| Averaged Channels                          | Output On Which Averaged Data Is Available | Register Settings                         |
|--|--|---|
| Channel 1, Channel 2                       | OUT1A, OUT1B                               | Set <AVG OUT 1> = 10 and <EN AVG GLO> = 1 |
| Channel 1, Channel 2                       | OUT3A, OUT3B                               | Set <AVG OUT 3> = 11 and <EN AVG GLO> = 1 |
| Channel 3, Channel 4                       | OUT4A, OUT4B                               | Set <AVG OUT 4> = 10 and <EN AVG GLO> = 1 |
| Channel 3, Channel 4                       | OUT2A, OUT2B                               | Set <AVG OUT 2> = 11 and <EN AVG GLO> = 1 |
| Channel 1, Channel 2, Channel 3, Channel 4 | OUT1A, OUT1B                               | Set <AVG OUT 1> = 11 and <EN AVG GLO> = 1 |
| Channel 1, Channel 2, Channel 3, Channel 4 | OUT1A, OUT1B                               | Set <AVG OUT 4> = 11 and <EN AVG GLO> = 1 |

## FLEXIBLE MAPPING OF CHANNEL DATA TO LVDS OUTPUTS

ADS5263 has a mapping function by the use of which the digital data for any channel can be routed to any LVDS output. So, as an example, in the 1-wire interface, the channel-1 ADC output can be output either on OUT1 pins or on OUT2 or OUT3 or OUT4 pins.

This flexibility in mapping simplifies board designs by avoiding complex routing that would be caused by a rigid mapping of input channels and output pins. This can also lead to potential saving in PCB layers and hence cost. The mapping is programmable using the register bits <MAP\_Ch1234\_OUTn> as shown in [Figure 52](#) and [Figure 53](#).




Figure 52. Mapping in 2-Wire Interface




Figure 53. Mapping in 1-Wire Interface



## OUTPUT LVDS INTERFACE

The ADS5263 offers several flexible output options, making it easy to interface to an ASIC or an FPGA. Each of these options can be easily programmed using the serial interface. A summary of all the options is presented in [Table 8](#), along with the default values after power up and reset. Following this, each option is described in detail.

The output interface options are:

1. 1-wire, 16× serialization with DDR bit clock and 1× frame clock
  - The 16-bit ADC data is serialized and output over one LVDS pair per channel together with an 8× bit clock and 1× frame clock. The output data rate is 16× sample rate; hence, it is suited for low sample rates, typically up to 50 MSPS.
2. 2-wire, 8× serialization with DDR bit clock and 0.5× frame clock (16 bit ADC mode, [Figure 54](#) and [Figure 55](#))
  - Here, the 16 bit ADC data is serialized and output over two LVDS pairs per channel. The output data rate is 8x sample rate, with a 4x bit clock and 0.5x frame clock.  
Because the output data rate is half compared to the 1-wire case, this interface can be used up to the maximum sample rate of the device.
3. 2-wire, 8× serialization with DDR bit clock and 0.5× frame clock (14-bit ADC mode)
  - Here, the 14-bit ADC data is padded with two zero bits. The combined 16-bit data is then serialized and output over two LVDS pairs per channel. The output data rate is 8× sample rate, with a 4× bit clock and 0.5× frame clock. Because the output data rate is half compared to the 1-wire case, this interface can be used up to the maximum sample rate of the device.

**Table 8. Summary of Output Interface Options**

| FEATURE                 | OPTIONS           | AVAILABLE IN |        | DEFAULT AFTER POWER UP AND RESET | BRIEF DESCRIPTION  |
|-------------------------|-------------------|--------------|--------|----------------------------------|--|
|                         |                   | 1 wire       | 2 wire |                                  |  |
| Wire interface          | 1 wire and 2 wire |              |        | 1 wire                           | 1 wire – ADC data is sent serially over one pair of LVDS pins<br>2 wire – ADC data is split and sent serially over two pairs of LVDS pins  |
| Serialization factor    | 16×               | X            | X      | 16×                              | In 14-bit ADC mode, the 14-bit ADC data is padded with two zeros and the combined 16-bit data is serialized.   |
| DDR bit-clock frequency | 8×                | X            |        | 8×                               |  |
|                         | 4×                |              | X      |                                  | Only with 2-wire interface   |
| Frame-clock frequency   | 1× sample rate    | X            |        | 1×                               |  |
|                         | 1/2× sample rate  |              | X      |                                  |  |
| Bit sequence            | Byte-wise         |              | X      | —                                | Byte-wise – The ADC data is split into upper and lower bytes, which are output on separate wires.<br>Bit-wise – The ADC data is split into even and odd bits, which are output on separate wires.<br>Word-wise – Successive ADC data samples are sent over separate wires. These options are available only with 2-wire interface. |
|                         | Bit-wise          |              | X      |                                  |  |
|                         | Word-wise         |              | X      |                                  |  |




Figure 54. LVDS Output Interface, 2-Lane, 8× Serialization, Byte-wise and Bit-wise Modes






Figure 55. LVDS Output Interface, 2-Lane, 8× Serialization, Word-wise Mode

RGC(S-PVQFN-N64) CUSTOM DEVICE PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
-  The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

# THERMAL PAD MECHANICAL DATA

RGC (S-PVQFN-N64)


PLASTIC QUAD FLATPACK NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206192-4/0 04/11

NOTE: A. All linear dimensions are in millimeters

RGC (S-PVQFN-N64)

PLASTIC QUAD FLATPACK NO-LEAD



4208007-5/M 03/11

- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.

**PACKAGING INFORMATION**

| Orderable Device | Status <sup>(1)</sup> | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <sup>(2)</sup> | Lead/<br>Ball Finish | MSL Peak Temp <sup>(3)</sup> | Samples<br>(Requires Login) |
|------------------|-----------------------|--------------|-----------------|------|-------------|-------------------------|----------------------|------------------------------|-----------------------------|
| ADS5263IRGCR     | PREVIEW               |              |                 | 64   |             | TBD                     | Call TI              | Call TI                      |                             |
| ADS5263IRGCR-NM  | PREVIEW               |              |                 | 64   |             | TBD                     | Call TI              | Call TI                      |                             |
| ADS5263IRGCT     | PREVIEW               |              |                 | 64   |             | TBD                     | Call TI              | Call TI                      |                             |
| ADS5263IRGCT-NM  | PREVIEW               |              |                 | 64   |             | TBD                     | Call TI              | Call TI                      |                             |
| PADS5263IRGCT    | PREVIEW               |              |                 | 64   |             | TBD                     | Call TI              | Call TI                      |                             |

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

|                             |  |
|-----------------------------|--|
| Audio                       | <a href="http://www.ti.com/audio">www.ti.com/audio</a>             |
| Amplifiers                  | <a href="http://amplifier.ti.com">amplifier.ti.com</a>             |
| Data Converters             | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>     |
| DLP® Products               | <a href="http://www.dlp.com">www.dlp.com</a>                       |
| DSP                         | <a href="http://dsp.ti.com">dsp.ti.com</a>                         |
| Clocks and Timers           | <a href="http://www.ti.com/clocks">www.ti.com/clocks</a>           |
| Interface                   | <a href="http://interface.ti.com">interface.ti.com</a>             |
| Logic                       | <a href="http://logic.ti.com">logic.ti.com</a>                     |
| Power Mgmt                  | <a href="http://power.ti.com">power.ti.com</a>                     |
| Microcontrollers            | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a> |
| RFID                        | <a href="http://www.ti-rfid.com">www.ti-rfid.com</a>               |
| RF/IF and ZigBee® Solutions | <a href="http://www.ti.com/lprf">www.ti.com/lprf</a>               |

### Applications

|                               |  |
|-------------------------------|--|
| Communications and Telecom    | <a href="http://www.ti.com/communications">www.ti.com/communications</a>                 |
| Computers and Peripherals     | <a href="http://www.ti.com/computers">www.ti.com/computers</a>                           |
| Consumer Electronics          | <a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>                   |
| Energy and Lighting           | <a href="http://www.ti.com/energy">www.ti.com/energy</a>                                 |
| Industrial                    | <a href="http://www.ti.com/industrial">www.ti.com/industrial</a>                         |
| Medical                       | <a href="http://www.ti.com/medical">www.ti.com/medical</a>                               |
| Security                      | <a href="http://www.ti.com/security">www.ti.com/security</a>                             |
| Space, Avionics and Defense   | <a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a> |
| Transportation and Automotive | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>                         |
| Video and Imaging             | <a href="http://www.ti.com/video">www.ti.com/video</a>                                   |
| Wireless                      | <a href="http://www.ti.com/wireless-apps">www.ti.com/wireless-apps</a>                   |

TI E2E Community Home Page

[e2e.ti.com](http://e2e.ti.com)

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2011, Texas Instruments Incorporated