

AN11198

Life-time requirements of NXP Semiconductors HVSON12 plastic drivers

Rev. 2 — 27 May 2013

Application note

Document information

Info	Content
Keywords	BLP7G22-10, BLP7G22-05, LDMOS, HVSON12
Abstract	<p>This application note describes the process of how to safely operate NXP Semiconductors drivers using the HVSON12 package within its associated life-time requirements.</p> <p>It describes the life-time requirements, the relation with thermal resistance and the thermal environment.</p> <p>The BLP7G22-10 is taken from the NXP Semiconductors plastic driver portfolio as an example to relate these requirements to a 2-carrier WCDMA application condition.</p> <p>In addition, the BLP7G22-05 is shown in the example to illustrate RF performance scalability as a function of life-time requirements.</p>



Revision history

Rev	Date	Description
02	20130527	Second version
01	20121009	Initial version

Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

1. Introduction


In today's semiconductor industry, it is generally accepted that using a product within its life-time requirement is of upmost importance to guarantee a successful design.

This application note shows how to operate NXP Semiconductors driver products in an HVSON12 package within their life-time requirements.

The low power driver BLP7G22-10 using NXP Semiconductors' state of the art GEN7 LDMOS technology is used as the leading example. This device is perfectly suitable as a general purpose driver in the 700 MHz to 2700 MHz frequency range. In addition, the BLP7G22-05 is shown in the example to illustrate RF performance scalability as a function of life-time requirements

2. Life-time

The limiting factor for the life-time of the current HVSON12-like package is the bond wire to bonding pad interconnect. The life-time graph for this interconnect is presented in [Figure 1](#):



The absolute maximum rating of the NXP Semiconductors HVSON12 driver products is 150 °C.

The life-time is defined as 0.1 % failures of the tested interconnects, that is the interconnect shows a degradation that crosses a critical point.

Fig 1. NXP Semiconductors HVSON12 life-time in relation to junction temperature

[Figure 1](#) shows the relation between junction temperature (T_j) and life-time ($t_{\text{life-time}}$). It shows that life-time can be increased by maintaining lower junction temperatures.

The achievable life-time depends on the application in which the product is used and determines the maximum allowable junction temperature of the device in that application. This maximum allowable junction temperature sets a boundary condition for performance and thermal budget calculations.

The maximum junction temperature depends on:

- The dissipated power; P_{diss}
- The product thermal resistance from junction to case; $R_{th(j-c)}$
- The product mounting thermal resistance; $R_{th(c-h)}$
- The heatsink temperature; T_h .

The dissipated power depends on the application conditions and can be calculated from [Equation 1](#).

$$P_{diss} = \frac{I - \eta_D}{\eta_D} \times P_{out} \quad (1)$$

where: η_D is the drain efficiency and P_{out} is the average output power.


Because the junction temperature is set by the life-time requirement and the power dissipation is determined by the application, these parameters set the boundary conditions for the thermal resistances as indicated by [Equation 2](#) and [Equation 3](#).

$$R_{th(j-case)} = \frac{T_j(t_{life-time}) - T_{case}}{P_{diss}(\eta_D, P_{out})} \quad (2)$$

$$R_{th(j-h)} = R_{th(j-case)} + R_{th(case-h)} = \frac{T_j(t_{life-time}) - T_h}{P_{diss}(\eta_D, P_{out})} \quad (3)$$

where: T_{case} is the case temperature of the product.

The $R_{th(j-h)}$ is very useful to determine the contribution of the material stack and is used together with the $R_{th(j-c)}$ in this document. In order to determine T_j , T_{case} and T_h temperatures, they are defined in [Figure 2](#).




[Figure 2](#) shows a basic setup used for thermal characterization of NXP Semiconductors HVSON12 driver products. It consists of:

- A solder layer between the product and PCB (Printed-Circuit Board).
- A PCB with vias in a regular pattern for conduction of the generated heat.
- A thermal paste between the PCB and heatsink.

- A heatsink to sink the heat to the environment.

It is known that the thermal design is optimized in the application field. Describing such optimizations is outside the scope of this application note.

In order to visualize and enhance the usability of [Equation 2](#) and [Equation 3](#), a graphical representation is shown in [Figure 3](#)



The x-axis represents the heatsink temperature (or case temperature for curve⁽¹⁾). The point on the right lower corner of the graph T_j ($t_{life-time}$) represents the allowed junction temperature corresponding to a certain life-time, as required by the application and/or end-user and can be determined from [Figure 1](#).


The power dissipation on the y-axis is determined by the application according to [Equation 1](#).

Curve⁽¹⁾ represents the $R_{th(j-c)}$ and is given by the product. Curves⁽²⁾ to ⁽⁷⁾ represent different $R_{th(j-h)}$ cases.

Based on this figure, the trade-off between T_h , T_c and $R_{th(j-h)}$ can be determined within the required life-time and dissipated power.

3. Thermal characterization

In order to have a successful and reliable thermal design, accurate characterization of the thermal resistance is crucial. To determine the thermal impedances $R_{th(j-c)}$ and $R_{th(j-h)}$, the product is soldered on a Printed-Circuit Board (PCB) as depicted in [Figure 4](#).



[Figure 4a](#) shows the thermal resistance stack (as discussed in [Section 2](#)) in which the BLP7G22-10 is characterized and [Figure 4b](#) shows the via pattern used. The material properties of the stack are listed in [Table 1](#)

Table 1. Thermal resistance stack

Layer	Material	Dimensions
solder	17.2	-
metal PCB top	copper	35 µm
PCB	Rogers 4350	0.762 mm
thermal vias	-	vias ^[1] 4 × 10 = 40; D = 0.25 mm; via spacing 0.5 mm
metal PCB bottom	copper	35 µm
thermal paste	industry standard	50 µm
heatsink	brass R001	12 mm

[1] The vias are implemented in a regular pattern and can be subjected to further optimization.

Based on [Figure 4](#) and [Table 1](#), the thermal resistance values $R_{th(j-c)}$ and $R_{th(j-h)}$ for BLP7G22-10 have been measured as follows:

$$R_{th(j-c)} = 3.2 \text{ K/W.}$$

$$R_{th(j-h)} = 6 \text{ K/W.}$$

4. Design example BLP7G22-10

This section uses a step-by-step approach to show how to design thermal parameters in relation to application conditions in order to safely operate the BLP7G22-10 within the life-time requirements. The 2-carrier WCDMA application condition is used as an example.


4.1 Step 1: determine the life-time requirement

The required life-time of a product is in essence determined by the end-user requirement and can vary for different application conditions.

In this example a minimum life-time ($t_{\text{life-time}}$) of 15 years is taken.

4.2 Step 2: determine the maximum junction temperature

The minimum life-time of 15 years is used in [Figure 5](#) to determine the maximum junction temperature T_j ($t_{\text{life-time}}$) in the application. The maximum junction temperature is 138 °C.



4.3 Step 3: determine the power dissipation

The power dissipation (P_{diss}) can be calculated from [Equation 1](#) by using the typical 2-carrier WCDMA application performance as listed in [Table 2](#).

Table 2. Application performance

Typical RF performance at $T_{\text{case}} = 25$ °C; $I_{Dq} = 50$ mA; in a class-AB application circuit.

Test signal	f (MHz)	I_{Dq} (mA)	V_{DS} (V)	$P_{L(AV)}$ (W)	G_p (dB)	η_D (%)	IMD3 (dBc)	ACPR (dBc)
2-carrier WCDMA	2140	90	28	2	17	25	-42	-45

The power dissipation is 6 W. For the BLP7G22-05, the power dissipation is 3 W.

4.4 Step 4: determine the thermal resistances


The thermal resistances consist of the product resistance $R_{th(j-c)}$ and the product mounting resistance $R_{th(j-h)}$.

- The $R_{th(j-c)}$ is determined by the product and is 3.2 K/W
- The $R_{th(j-h)}$ is determined by the product mounting method and is 6 K/W for the material stack as shown in [Figure 4a](#).


For the BLP7G22-05, the $R_{th(j-c)}$ is 6.4 K/W and a scaled value of 12 K/W is assumed for the $R_{th(j-h)}$.

4.5 Step 5: determine the maximum temperatures T_{case} and T_h

In this step, the maximum junction temperature, the dissipated power, and thermal resistances are used to determine the maximum heatsink and case temperatures according to [Figure 6](#) and [Figure 7](#).



- (1) $T_{case} = 117 \text{ }^{\circ}\text{C}; P = 6 \text{ W}.$
Based on worst case $R_{th(j-c)}$.




- (1) $T_{h(\max)} = 102 \text{ }^{\circ}\text{C}; P_{diss} = 6 \text{ W}.$
(2) $T_j = 138 \text{ }^{\circ}\text{C}.$
(3) $R_{th(j-h)} = R_{th(j-c)} = 3 \text{ K/W}$ with $R_{th(c-h)} = 0 \text{ K/W}.$
(4) $R_{th(j-h)} = 5 \text{ K/W}.$
(5) $R_{th(j-h)} = 6 \text{ K/W}.$
(6) $R_{th(j-h)} = 7 \text{ K/W}.$
(7) $R_{th(j-h)} = 8 \text{ K/W}.$
(8) $R_{th(j-h)} = 9 \text{ K/W}.$
(9) $R_{th(j-h)} = 10 \text{ K/W}.$

Fig 6. BLP7G22-10: Recommended operating area, case temperature as a function of power dissipation


Fig 7. BLP7G22-10: Graphical representation of relation between life-time and thermal parameters

[Figure 6](#) shows the recommended operating area for $T_j = 138 \text{ }^{\circ}\text{C}$ as presented in the data sheet and shows that for 6 W power dissipation, the maximum case temperature is 117 °C. The maximum heatsink temperature can be obtained from [Figure 7](#) and is 102 °C.

For the BLP7G22-05, identical values are found for the case and heatsink temperatures as indicated in [Figure 8](#) and [Figure 9](#).



(1) $T_{\text{case}} = 117 \text{ }^{\circ}\text{C}; P = 3 \text{ W.}$
Based on worst case $R_{\text{th(j-c)}}$.



- (1) $T_{h(\text{max})} = 102 \text{ }^{\circ}\text{C}; P_{\text{diss}} = 3 \text{ W.}$
- (2) $T_j = 138 \text{ }^{\circ}\text{C.}$
- (3) $R_{\text{th(j-h)}} = R_{\text{th(j-c)}} = 6 \text{ K/W with } R_{\text{th(c-h)}} = 0 \text{ K/W.}$
- (4) $R_{\text{th(j-h)}} = 10 \text{ K/W.}$
- (5) $R_{\text{th(j-h)}} = 12 \text{ K/W.}$
- (6) $R_{\text{th(j-h)}} = 14 \text{ K/W.}$
- (7) $R_{\text{th(j-h)}} = 16 \text{ K/W.}$
- (8) $R_{\text{th(j-h)}} = 18 \text{ K/W.}$
- (9) $R_{\text{th(j-h)}} = 20 \text{ K/W.}$

Fig 8. BLP7G22-05: Recommended operating area, case temperature as a function of power dissipation

Fig 9. BLP7G22-05: Graphical representation of relation between life-time and thermal parameters

4.6 Step 6: check the case temperature


In Step 5, it was determined that the maximum allowed case temperature is 117 °C.

In general, the maximum case temperature is limited by:

1. The MOT (Maximum Operating Temperature) of the PCB material in use. The MOT is the maximum temperature at which the PCB can be operated for an indefinite period of time without significant degradation.
2. Reliable operation of the solder between the product case and the PCB. In this application, a value of 110 °C is used. If the case temperature is lower than 110 °C, [Section 4.6.1 "Step 6-1: re-calculation of the junction- and heatsink temperatures"](#) and [Section 4.6.2 "Step 6-2: re-calculation of the product life-time"](#) can be ignored.


4.6.1 Step 6-1: re-calculation of the junction- and heatsink temperatures

The decrease of case temperature from 117 °C to 110 °C necessitates a re-calculation of the junction and heatsink temperatures as shown in [Figure 10](#) and [Figure 11](#).



- (1) $T_{h(max)} = 95$ °C; $P_{diss} = 6$ W.
- (2) $T_j = 131$ °C.
- (3) $R_{th(j-h)} = R_{th(j-c)} = 3$ K/W with $R_{th(c-h)} = 0$ K/W.
- (4) $R_{th(j-h)} = 5$ K/W.
- (5) $R_{th(j-h)} = 6$ K/W.
- (6) $R_{th(j-h)} = 7$ K/W.
- (7) $R_{th(j-h)} = 8$ K/W.
- (8) $R_{th(j-h)} = 9$ K/W.
- (9) $R_{th(j-h)} = 10$ K/W.

Fig 10. BLP7G22-10: Re-calculation of junction and heatsink temperatures




- (1) $T_{h(max)} = 95$ °C; $P_{diss} = 3$ W.
- (2) $T_j = 131$ °C.
- (3) $R_{th(j-h)} = R_{th(j-c)} = 6$ K/W with $R_{th(c-h)} = 0$ K/W.
- (4) $R_{th(j-h)} = 10$ K/W.
- (5) $R_{th(j-h)} = 12$ K/W.
- (6) $R_{th(j-h)} = 14$ K/W.
- (7) $R_{th(j-h)} = 16$ K/W.
- (8) $R_{th(j-h)} = 18$ K/W.
- (9) $R_{th(j-h)} = 20$ K/W.

Fig 11. BLP7G22-05: Re-calculation of junction and heatsink temperatures

The re-calculation is nothing more than applying a temperature shift of 7 °C and results in a junction temperature of 131 °C and a maximum heatsink temperature of 95 °C.

4.6.2 Step 6-2: re-calculation of the product life-time

The decrease in junction temperature increases the product life-time as shown in [Figure 12](#).



The product life-time is increased from 15 years to 25 years.

4.7 Step 7: check the heatsink temperature

The heatsink temperature is determined to be 95 °C in [Section 4.6.1 “Step 6-1: re-calculation of the junction- and heatsink temperatures”](#).

The ability to keep the heatsink temperature below this temperature depends on the environmental temperature conditions in which the product is operating and the cooling capacity.

If higher heatsink temperatures are required, optimization of the thermal resistance stack is required and [Figure 10](#) and [Figure 11](#) can be used to trade-off heatsink temperature (T_h) and the total thermal resistance $R_{\text{th(j-h)}}$.

4.8 Thermal design summary

Based on the steps taken, the following thermal design is acquired as described in [Table 3](#)

Table 3. BLP7G22-10 and BLP7G22-05 thermal design summary
2-carrier WCDMA; $f = 2.14 \text{ GHz}$.

Type number	Life-time ($T_{\text{life-time}}$)	Junction temperature (T_j)	CASE temperature (T_{case})	Heatsink temperature (T_h)	Thermal resistance junction to heatsink ($R_{\text{th(j-h)}}$)
BLP7G22-10	25 years	131 °C	110 °C	< 95 °C	6 K/W
BLP7G22-05	25 years	131 °C	110 °C	< 95 °C	12 K/W

5. Abbreviations

Table 4. Abbreviations

Acronym	Description
ACPR	Adjacent Channel Power Ratio
LDMOS	Laterally Diffused Metal-Oxide Semiconductor
MOT	Maximum Operating Temperature
WCDMA	Wideband Code Division Multiple Access

6. Legal information

6.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

6.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out of the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if remedy fails of its essential purpose.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

6.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

7. Tables

Table 1.	Thermal resistance stack	6
Table 2.	Application performance.....	7
Table 3.	BLP7G22-10 and BLP7G22-05 thermal design summary.....	11
Table 4.	Abbreviations	12

8. Figures

Fig 1.	NXP Semiconductors HVSON12 life-time in relation to junction temperature	3
Fig 2.	Thermal resistance stack.....	4
Fig 3.	Graphical representation of relation between life-time and thermal environment	5
Fig 4.	Material stack used for thermal characterization ..	6
Fig 5.	Determine the maximum junction temperature ..	7
Fig 6.	BLP7G22-10: Recommended operating area, case temperature as a function of power dissipation	8
Fig 7.	BLP7G22-10: Graphical representation of relation between life-time and thermal parameters.....	8
Fig 8.	BLP7G22-05: Recommended operating area, case temperature as a function of power dissipation	9
Fig 9.	BLP7G22-05: Graphical representation of relation between life-time and thermal parameters.....	9
Fig 10.	BLP7G22-10: Re-calculation of junction and heatsink temperatures	10
Fig 11.	BLP7G22-05: Re-calculation of junction and heatsink temperatures	10
Fig 12.	Re-calculation of product life-time	11

9. Contents

1	Introduction	3
2	Life-time	3
3	Thermal characterization	6
4	Design example BLP7G22-10	7
4.1	Step 1: determine the life-time requirement	7
4.2	Step 2: determine the maximum junction temperature	7
4.3	Step 3: determine the power dissipation	7
4.4	Step 4: determine the thermal resistances	8
4.5	Step 5: determine the maximum temperatures T_{case} and T_h	8
4.6	Step 6: check the case temperature	9
4.6.1	Step 6-1: re-calculation of the junction- and heatsink temperatures	9
4.6.2	Step 6-2: re-calculation of the product life-time	10
4.7	Step 7: check the heatsink temperature	11
4.8	Thermal design summary	11
5	Abbreviations	12
6	Legal information	13
6.1	Definitions	13
6.2	Disclaimers	13
6.3	Trademarks	13
7	Tables	14
8	Figures	15
9	Contents	16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 27 May 2013

Document identifier: AN11198