

# **FDMT80060DC** N-Channel Dual Cool<sup>TM</sup> 88 PowerTrench<sup>®</sup> MOSFET **60 V, 292 A, 1.1 m**Ω

## **Features**

- Max  $r_{DS(on)}$  = 1.1 m $\Omega$  at V<sub>GS</sub> = 10 V, I<sub>D</sub> = 43 A
- Max  $r_{DS(on)}$  = 1.3 m $\Omega$  at V<sub>GS</sub> = 8 V, I<sub>D</sub> = 37 A
- Advanced Package and Silicon combination for low r<sub>DS(on)</sub> and high efficiency
- Next generation enhanced body diode technology, engineered for soft recovery
- Low profile 8x8mm MLP package
- MSL1 robust package design
- 100% UIL tested
- RoHS Compliant




# **General Description**

This N-Channel MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench® process. Advancements in both silicon and Dual  $\operatorname{Cool}^{\mathsf{TM}}$ package technologies have been combined to offer the lowest  $r_{DS(on)}$ while maintaining excellent switching performance by extremely low Junction-to-Ambient thermal resistance.

## Applications

- OringFET / Load Switching
- Synchronous Rectification
- DC-DC Conversion



MOSFET Maximum Ratings T<sub>A</sub> = 25 °C unless otherwise noted.

Symbol	Paramo	eter		Ratings	Units
V <sub>DS</sub>	Drain to Source Voltage			60	V
V <sub>GS</sub>	Gate to Source Voltage			±20	V
	Drain Current -Continuous	T <sub>C</sub> = 25 °C	(Note 5)	292	
	-Continuous	T <sub>C</sub> = 100°C	(Note 5)	184	^
D	-Continuous	T <sub>A</sub> = 25 °C	(Note 1a)	43	Α
	-Pulsed		(Note 4)	1825	
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 3)	2400	mJ
P <sub>D</sub>	Power Dissipation	T <sub>C</sub> = 25 °C		156	W
	Power Dissipation	T <sub>A</sub> = 25 °C	(Note 1a)	3.2	vv
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Tempera	ature Range		-55 to +150	°C

### **Thermal Characteristics**

$R_{ ext{ heta}JC}$	Thermal Resistance, Junction-to-Case	(Top Source)	1.6	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Bottom Drain)	0.8	
$R_{\thetaJA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	38	
$R_{\thetaJA}$	Thermal Resistance, Junction-to-Ambient	(Note 1b)	81	°C/W
$R_{\thetaJA}$	Thermal Resistance, Junction-to-Ambient	(Note 1i)	15	
$R_{\thetaJA}$	Thermal Resistance, Junction-to-Ambient	(Note 1j)	21	
$R_{\thetaJA}$	Thermal Resistance, Junction-to-Ambient	(Note 1k)	9	

## Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
80060DC	FDMT80060DC	Dual Cool <sup>TM</sup> 88	13"	13.3 mm	3000 units

August 2015

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
Off Chara	acteristics					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V	60			V
ΔBV <sub>DSS</sub> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C		30		mV/°C
DSS	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 48 V, V <sub>GS</sub> = 0 V			1	μA
GSS	Gate to Source Leakage Current	V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V			±100	nA
On Chara	octeristics					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250 μA	2.0	3.5	4.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_{.1}}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$ , referenced to 25 °C		-13		mV/°C
0		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 43 A		0.87	1.1	
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 8 V, I <sub>D</sub> = 37 A		1.1	1.3	mΩ
20(01)		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 43 A, T <sub>J</sub> = 125 °C		1.3	1.7	
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = 5 V, I_D = 43 A$		134		S
	Input Capacitance	$V_{\text{DO}} = 30 \text{ V}$ $V_{\text{OO}} = 0 \text{ V}$		14406	20170	pF
C <sub>oss</sub> C <sub>rss</sub>	Output Capacitance Reverse Transfer Capacitance			3222 87	4515 175	pF pF
C <sub>oss</sub> C <sub>rss</sub> R <sub>g</sub>	Output Capacitance Reverse Transfer Capacitance Gate Resistance		0.1	3222	4515	pF
C <sub>oss</sub> C <sub>rss</sub> R <sub>g</sub> Switchinç	Output Capacitance         Reverse Transfer Capacitance         Gate Resistance         Characteristics		0.1	3222 87 1.8	4515 175 4.5	pF pF Ω
C <sub>oss</sub> C <sub>rss</sub> R <sub>g</sub> Switching	Output Capacitance         Reverse Transfer Capacitance         Gate Resistance         g Characteristics         Turn-On Delay Time	f = 1 MHz	0.1	3222 87 1.8 75	4515 175 4.5 120	pF pF Ω ns
C <sub>oss</sub> C <sub>rss</sub> Rg Switching t <sub>d(on)</sub>	Output Capacitance         Reverse Transfer Capacitance         Gate Resistance <b>g Characteristics</b> Turn-On Delay Time         Rise Time	f = 1 MHz V <sub>DD</sub> = 30 V, I <sub>D</sub> = 43 A,	0.1	3222 87 1.8 75 47	4515 175 4.5 120 76	pF pF Ω ns ns
C <sub>oss</sub> C <sub>rss</sub> Rg Switching id(on) ir id(off)	Output Capacitance         Reverse Transfer Capacitance         Gate Resistance <b>g Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time	f = 1 MHz	0.1	3222 87 1.8 75 47 66	4515 175 4.5 120 76 106	pF pF Ω ns ns ns
C <sub>oss</sub> C <sub>rss</sub> Rg Switching id(on) ir id(off) if	Output Capacitance         Reverse Transfer Capacitance         Gate Resistance         g Characteristics         Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time	f = 1 MHz V <sub>DD</sub> = 30 V, I <sub>D</sub> = 43 A, V <sub>GS</sub> = 10 V, R <sub>GEN</sub> = 6 Ω	0.1	3222 87 1.8 75 47 66 19	4515 175 4.5 120 76 106 34	pF pF Ω ns ns ns
C <sub>oss</sub> C <sub>rss</sub> <b>Switching</b> ta(on) tr ta(off) tf Q <sub>g(TOT)</sub>	Output Capacitance         Reverse Transfer Capacitance         Gate Resistance <b>g Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge	f = 1 MHz V <sub>DD</sub> = 30 V, I <sub>D</sub> = 43 A, V <sub>GS</sub> = 10 V, R <sub>GEN</sub> = 6 Ω V <sub>GS</sub> = 0 V to 10 V	0.1	3222 87 1.8 75 47 66 19 170	4515 175 4.5 120 76 106 34 238	pF pF Ω ns ns ns ns nc
C <sub>oss</sub> C <sub>rss</sub> <b>Switching</b> <b>Switching</b> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g(TOT)</sub> Q <sub>g(TOT)</sub>	Output Capacitance         Reverse Transfer Capacitance         Gate Resistance <b>g Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Total Gate Charge	f = 1 MHz V <sub>DD</sub> = 30 V, I <sub>D</sub> = 43 A, V <sub>GS</sub> = 10 V, R <sub>GEN</sub> = 6 Ω	0.1	3222 87 1.8 75 47 66 19	4515 175 4.5 120 76 106 34	pF pF Ω ns ns ns
C <sub>oss</sub> C <sub>rss</sub> <b>Switching</b> Switching ta(on) tr ta(off) ta Q <sub>g(TOT)</sub> Q <sub>g(TOT)</sub> Q <sub>gs</sub>	Output Capacitance         Reverse Transfer Capacitance         Gate Resistance <b>g Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge	$f = 1 \text{ MHz}$ $V_{DD} = 30 \text{ V}, I_D = 43 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 8 \text{ V}$ $V_{DD} = 30 \text{ V},$	0.1	3222 87 1.8 75 47 66 19 170 137	4515 175 4.5 120 76 106 34 238	pF pF Ω ns ns ns nc nC
C <sub>oss</sub> C <sub>rss</sub> <b>R</b> g <b>Switchinş</b> t <sup>d</sup> (on) tr t Qg(TOT) Qg(TOT) Qgs Qgd	Output Capacitance         Reverse Transfer Capacitance         Gate Resistance <b>g Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Gate to Source Charge         Gate to Drain "Miller" Charge	$f = 1 \text{ MHz}$ $V_{DD} = 30 \text{ V}, I_D = 43 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 8 \text{ V}$ $V_{DD} = 30 \text{ V},$	0.1	3222 87 1.8 75 47 66 19 170 137 71	4515 175 4.5 120 76 106 34 238	pF pF Ω ns ns ns nC nC
$\begin{array}{c} C_{oss} \\ \hline C_{rss} \\ \hline C_{rss} \\ \hline \\ $	Output Capacitance         Reverse Transfer Capacitance         Gate Resistance <b>g Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Gate to Source Charge         Gate to Drain "Miller" Charge	$f = 1 \text{ MHz}$ $V_{DD} = 30 \text{ V}, I_D = 43 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 8 \text{ V}$ $V_{DD} = 30 \text{ V},$	0.1	3222 87 1.8 75 47 66 19 170 137 71	4515 175 4.5 120 76 106 34 238	pF pF Ω ns ns ns nc nC nC nC
$\begin{array}{c} C_{oss} \\ \hline C_{rss} \\ \hline C_{rss} \\ \hline \\ $	Output Capacitance         Reverse Transfer Capacitance         Gate Resistance <b>g Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Gate to Source Charge         Gate to Drain "Miller" Charge	$ \begin{array}{c} f = 1 \text{ MHz} \\ \\ V_{DD} = 30 \text{ V}, \text{ I}_{D} = 43 \text{ A}, \\ V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega \\ \\ \hline V_{GS} = 0 \text{ V to } 10 \text{ V} \\ \hline V_{GS} = 0 \text{ V to } 8 \text{ V} \\ \\ \hline I_{D} = 43 \text{ A} \end{array} $	0.1	3222 87 1.8 75 47 66 19 170 137 71 19	4515 175 4.5 120 76 106 34 238 192	pF pF Ω ns ns ns nC nC
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g(TOT)</sub> Q <sub>g(TOT)</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Output Capacitance         Reverse Transfer Capacitance         Gate Resistance <b>g Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Gate to Source Charge         Gate to Drain "Miller" Charge	$ \begin{array}{c} f = 1 \text{ MHz} \\ \\ V_{DD} = 30 \text{ V}, \text{ I}_{D} = 43 \text{ A}, \\ V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega \\ \\ \hline V_{GS} = 0 \text{ V to } 10 \text{ V} \\ \hline V_{GS} = 0 \text{ V to } 8 \text{ V} \\ \\ I_{D} = 43 \text{ A} \\ \end{array} $	0.1	3222 87 1.8 75 47 66 19 170 137 71 19 0.7	4515 175 4.5 120 76 106 34 238 192 1.1	pF pF Ω ns ns ns nc nC nC nC

www.fairchildsemi.com

FDMT80060DC N-Channel Dual Cool<sup>TM</sup> 88 PowerTrench<sup>®</sup> MOSFET

## **Thermal Characteristics**

$R_{ ext{ heta}JC}$	Thermal Resistance, Junction-to-Case	(Top Source)	1.6	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Bottom Drain)	0.8	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	38	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1b)	81	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1c)	26	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1d)	34	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1e)	14	°C 1.11
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1f)	16	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1g)	26	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1h)	60	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1i)	15	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1j)	21	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1k)	9	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1I)	11	

NOTES:

1. R<sub>0JA</sub> is determined with the device mounted on a FR-4 board using a specified pad of 2 oz copper as shown below. R<sub>0CA</sub> is determined by the user's board design.



a. 38 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b. 81 °C/W when mounted on a minimum pad of 2 oz copper



c. Still air, 20.9x10.4x12.7mm Aluminum Heat Sink, 1 in<sup>2</sup> pad of 2 oz copper

d. Still air, 20.9x10.4x12.7mm Aluminum Heat Sink, minimum pad of 2 oz copper

e. Still air, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in<sup>2</sup> pad of 2 oz copper

- f. Still air, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper
- g. 200FPM Airflow, No Heat Sink,1 in<sup>2</sup> pad of 2 oz copper

h. 200FPM Airflow, No Heat Sink, minimum pad of 2 oz copper

i. 200FPM Airflow, 20.9x10.4x12.7mm Aluminum Heat Sink, 1 in<sup>2</sup> pad of 2 oz copper

j. 200FPM Airflow, 20.9x10.4x12.7mm Aluminum Heat Sink, minimum pad of 2 oz copper

k. 200FPM Airflow, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in<sup>2</sup> pad of 2 oz copper


I. 200FPM Airflow, 45.2x41.4x11.7mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper

2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%.


3.  $E_{AS}$  of 2400 mJ is based on starting  $T_J$  = 25 °C; N-ch: L = 3 mH,  $I_{AS}$  = 40 A,  $V_{DD}$  = 60 V,  $V_{GS}$  = 10 V. 100% test at L = 0.3mH,  $I_{AS}$  = 87 A.

4. Pulsed Id please refer to Fig 11 SOA graph for more details.


5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.




©2015 Fairchild Semiconductor Corporation FDMT80060DC Rev. 1.1



FDMT80060DC N-Channel Dual Cool<sup>TM</sup> 88 PowerTrench<sup>®</sup> MOSFET







\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT <u>HTTP://WWW.FAIRCHILDSEMI.COM</u>, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

Definition of Terms				
Datasheet Identification Product Status		Definition		
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

Rev. 177