
Power MOSFET 60 V, 1.5 mΩ, 235 A, Single N–Channel

Features

- Small Footprint (5x6 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- NVMFS5C612NLWF Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise noted)



Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	0.9	°C/W
Junction-to-Ambient - Steady State (Note 2)	R_{\thetaJA}	39	

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

2. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.


3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.




ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
60 V	1.5 mΩ @ 10 V	00E A
00 V	2.3 mΩ @ 4.5 V	235 A





ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.


ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit	
OFF CHARACTERISTICS	•	-		-	-	-	-	
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I _D = 250 μ A		60			V	
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} / T _J				12.7		mV/°C	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 V,$	T _J = 25 °C			1.0		
		$V_{DS} = 60 V$	T _J = 125°C			250	μΑ	
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_{GS} = \pm 16 V$				±100	nA	
ON CHARACTERISTICS (Note 4)								
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 250 \ \mu A$		1.2		2.0	V	
Threshold Temperature Coefficient	V _{GS(TH)} /T _J				-5.76		mV/∘C	
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 50 A		1.2	1.5		
		V _{GS} = 4.5 V	I _D = 50 A		1.65	2.3	mΩ	
Forward Transconductance	9 _{FS}	V _{DS} = 15 V, I _D = 50 A			151		S	
CHARGES, CAPACITANCES & GATE RE	SISTANCE							
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 25 V			6660		pF	
Output Capacitance	C _{OSS}				2953			
Reverse Transfer Capacitance	C _{RSS}				45			
Total Gate Charge	Q _{G(TOT)}	V_{GS} = 4.5 V, V_{DS} = 30 V; I_{D} = 50 A			41			
Total Gate Charge	Q _{G(TOT)}	V_{GS} = 10 V, V_{DS} = 30 V; I_{D} = 50 A			91			
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 4.5 V, V _{DS} = 30 V; I _D = 50 A			5		nC	
Gate-to-Source Charge	Q _{GS}				17.1			
Gate-to-Drain Charge	Q _{GD}				10.9			
Plateau Voltage	V _{GP}				2.9		V	
SWITCHING CHARACTERISTICS (Note \$	5)							
Turn–On Delay Time	t _{d(ON)}	V_{GS} = 4.5 V, V_{DS} = 30 V, I _D = 50 A, R _G = 1.0 Ω			19		- ns	
Rise Time	tr				51			
Turn-Off Delay Time	t _{d(OFF)}				47			
Fall Time	t _f				18			
DRAIN-SOURCE DIODE CHARACTERIS	TICS							
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 V,$ $I_{S} = 50 A$	$T_J = 25^{\circ}C$		0.78	1.2		
			T _J = 125°C		0.66		V	
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V, dIS/dt = 100 A/μs, I _S = 50 A			78			
Charge Time	t _a				36		ns	
Discharge Time	t _b				42		1	
Reverse Recovery Charge	Q _{RR}				105		nC	


Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS







Figure 13. Thermal Characteristics

DEVICE ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NVMFS5C612NLT1G	5C612L	DFN5 (Pb–Free)	1500 / Tape & Reel
NVMFS5C612NLWFT1G	612LWF	DFN5 (Pb–Free, Wettable Flanks)	1500 / Tape & Reel
NVMFS5C612NLT3G	5C612L	DFN5 (Pb–Free)	5000 / Tape & Reel
NVMFS5C612NLWFT3G	612LWF	DFN5 (Pb–Free, Wettable Flanks)	5000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemic.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC products are not designed, intended, or authorized for use as components insystems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death masociated with such unintended or unauthorized use, even if such claim alleges that SCILLC as negliging the design or unaufacture of the personal injury or death dwith such unintended or unauthorized use, and reasonable attorney fees arising out of, directly or in

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative