

This document contains preview information on a new product that may be in a design phase or under development. Freescale reserves the right to change or discontinue this product without notice.

# MC9S12XE Family Product Brief

## 16-Bit Microcontroller Family with Enhanced System Integrity Features

The new MC9S12XE Family of microcontrollers takes the innovation of today's MC9S12XD Family a step further with the introduction of new features to deliver enhanced system integrity and greater functionality. These new features include a Memory Protection Unit (MPU) and Error Correction Code (ECC) on the Flash memory together with enhanced EEPROM functionality (EEE), an enhanced XGATE, a Frequency Modulated Phase Locked Loop (IPLL) and a faster ATD. The E Family will extend the S12X product range up to 1MB of Flash memory with increased I/O capability in the 208-pin version of the flagship MC9S12XEP100.

Targeted at automotive multiplexing and generic auto body applications, S12XE Family will deliver 32-bit performance with all the advantages and efficiencies of a 16-bit MCU. It will retain the low cost, power consumption, EMC and code-size efficiency advantages currently enjoyed by users of Freescale's existing 16-bit S12 and S12X MCU families. There is a high level of compatibility between the S12XE and S12XD families.

### Contents

1	Application Examples	2
1.1	Body Controller Application Example	2
1.2	Gateway Application Example	3
2	Features	4
2.1	Block Diagram	4
2.2	Peripheral and Memory Options S12XE Family	5
2.3	Critical Performance Parameters	6
2.4	Chip-Level Features	6
2.5	Module Features	7
3	Developer Environment	12
4	Document Revision History	14

Like members of other S12X families, the S12XE Family will run 16-bit wide accesses without wait states for all peripherals and memories.

The S12XE Family features an enhanced version of the performance-boosting XGATE co-processor which is programmable in “C” language and runs at twice the bus frequency of the S12X with an instruction set optimized for data movement, logic and bit manipulation instructions and which can service any peripheral module on the device. The new enhanced version has improved interrupt handling capability and is fully compatible with existing XGATE module.

As with the S12XD Family, the S12XE Family features an enhanced MSCAN module which, when used in conjunction with XGATE, delivers FULL CAN performance with virtually unlimited number of mailboxes and retains backwards compatibility with the MSCAN module featured on existing S12 products.

The S12XE Family has full 16-bit data paths throughout. The non-multiplexed expanded bus interface available on the 144-pin versions allows an easy interface to external memories. In addition to the I/O ports available in each module, up to 25 further I/O ports are available with interrupt capability allowing wake-up from STOP or WAIT mode. The S12XE Family is available in 208-Pin MAPBGA, 144-pin LQFP (both with optional external bus), 112-pin LQFP or 80-Pin QFP options.

# 1 Application Examples

The following sections describe target applications of the MC9S12XE.

## 1.1 Body Controller Application Example

In this example, the MC9S12XE is implementing the features of a typical car body controller application. The module interfaces with the main CAN buses distributed in the car using the on-chip MSCAN module whereas the LIN bus communicates with functions local to the body controller. In both cases the communication functions are managed by the XGATE independently of the CPU. The MC9S12XE provides direct control of power drivers for lights and pumps and reading of sensors, using the on-chip PWM and ATD modules. Finally, the SPI interface to the RF receiver provides the interface to the car remote access system.




Figure 1. Body Controller Application Example

## 1.2 Gateway Application Example

In this application, the MC9S12XE provides gateway functionality between its on-chip CAN and LIN modules. Much of the low-level communications functionality is handled by the XGATE, which frees the CPU to manage higher level communications and other direct connections to the module.




Figure 2. Gateway Application Example

## 2.1 Block Diagram

The diagram illustrates the internal architecture of the XGATE, showing the interconnection of various functional blocks. The top section contains memory components (Flash, RAM, EEPROM) and power management (Voltage Regulator). The middle section houses the CPU12X core and associated control modules (Debug, Clock Monitor, Watchdog, Interrupts, Timers). The bottom section details the I/O interface, including multiple pins (PE, PK, PA, PB, PC, PD, PF) and modules for serial communication (SCI, SPI, CAN, IIC) and parallel I/O (PT, PTP, PTM, PTL, PTJ). A central vertical bar labeled 'XGATE' separates the internal components from the external I/O pins.

MC9S12XE Family Product Brief, Rev. 7

## 2.2 Peripheral and Memory Options S12XE Family

Table 1. Peripheral and Memory Options of S12XE Family Members

Device	Package	XGATE	CAN <sup>1</sup>	SCI <sup>2</sup>	SPI <sup>3</sup>	IIC <sup>4</sup>	ECT	TIM	PIT	A/D <sup>5</sup>	I/O <sup>6,7</sup>	Flash	RAM	EEPROM (D-Flash)
9S12XEP100	208 MAPBGA	yes	5	8	3	2	8ch	8ch	8ch	2/32	152	1M	64K	4K (32K)
	144LQFP		5	8	3	2	8ch	8ch <sup>8</sup>	8ch	2/24	119			
	112LQFP		5	8	3	1	8ch	0	8ch	2/16	91			
9S12XEP768	208 MAPBGA		5	8	3	2	8ch	8ch	8ch	2/32	152	768K	48K	
	144LQFP		5	8	3	2	8ch	8ch <sup>8</sup>	8ch	2/24	119			
	112LQFP		5	8	3	1	8ch	0	8ch	2/16	91			
9S12XEQ512	144LQFP		4	6	3	2	8ch	0	4ch	2/24	119	512K	32K	
	112LQFP		4	6	3	1	8ch	0	4ch	1/16	91			
	80QFP		4	2	3	1	8ch	0	4ch	1/8	59			
9S12XEQ384	144LQFP		4	6	3	2	8ch	0	4ch	2/24	119	384K	24K	
	112LQFP		4	6	3	1	8ch	0	4ch	2/16	91			
	80QFP		4	2	3	1	8ch	0	4ch	1/8	59			
9S12XET256	144LQFP		3	4	3	1	8ch	0	4ch	2/24	119	256K	16K	
	112LQFP		3	4	3	1	8ch	0	4ch	2/16	91			
	80QFP		3	2	3	1	8ch	0	4ch	1/8	59			
9S12XEG128	112LQFP	yes <sup>9</sup>	2	2	2	1	8ch	0	2ch	2/16	91	128K	12K	2K (32K)
	80QFP		2	2	2	1	8ch	0	2ch	1/8	59			

NOTES:

<sup>1</sup> CAN Options:

Versions with 5 CAN modules will have CAN0, CAN1, CAN2, CAN3 and CAN4.

Versions with 4 CAN modules will have CAN0, CAN1, CAN2 and CAN4.

Versions with 3 CAN modules will have CAN0, CAN1 and CAN4.

Versions with 2 CAN modules will have CAN0 and CAN4.

Versions with 1 CAN module will have CAN0.

<sup>2</sup> SCI Options:

Versions with 8 SCI modules will have SCI0, SCI1, SCI2, SCI3, SCI4, SCI5, SCI6 and SCI7.

Versions with 7 SCI modules will have SCI0, SCI1, SCI2, SCI3, SCI4, SCI5, and SCI6.

Versions with 6 SCI modules will have SCI0, SCI1, SCI2, SCI3, SCI4 and SCI5.

Versions with 5 SCI modules will have SCI0, SCI1, SCI2, SCI3 and SCI4.

Versions with 4 SCI modules will have SCI0, SCI1, SCI2 and SCI4.

Versions with 3 SCI modules will have SCI0, SCI1 and SCI2.

Versions with 2 SCI modules will have SCI0 and SCI1.

Versions with 1 SCI module will have SCI0.

<sup>3</sup> SPI Options:

Versions with 3 SPI modules will have SPI0, SPI1 and SPI2.

Versions with 2 SPI modules will have SPI0 and SPI1.

Versions with 1 SPI modules will have SPI0.

<sup>4</sup> IIC Options:

Versions with 2 IIC modules will have IIC0 and IIC1.

Versions with 1 IIC module will have IIC0.

<sup>5</sup> A/D is the number of modules/total number of A/D channels.

<sup>6</sup> I/O is the sum of ports capable to act as digital input or output. For details see the "Port Availability by Package Option" table in the MCS12XE Data Sheet.

## Features

- <sup>7</sup> For additional flexibility, especially for the low pin count packages, several I/O functions can be routed under software control to different pins. For details see the “Peripheral - Port Routing Options” in the MCS12XE Data Sheet.
- <sup>8</sup> Internal only, not bonded out
- <sup>9</sup> Can only execute code from RAM

## 2.3 Critical Performance Parameters

The following describes the critical operating parameters of the MCU.

### 2.3.1 Operating Conditions

- Wide single supply voltage range 3.3V-5%/+10% to 5.0V+10% at full performance
  - Separate supply for internal voltage regulator and I/O allow optimized EMC filtering
  - 50MHz maximum CPU bus frequency
  - 100MHz maximum XGATE bus frequency
- Ambient temperature range -40°C to 125°C
- Temperature Options:
  - -40°C to 85°C
  - -40°C to 105°C
  - -40°C to 125°C

### 2.3.2 Package Options

- 208-pin MAPBGA - 17mm x 17mm body size (case no 1159A-01 issueB)
- 144-pin low-profile quad flat-pack (LQFP) - 20x20mm body size, 0.5mm pitch (case no 918-03)
- 112-pin low-profile quad flat-pack (LQFP) - 20x20mm, 0.65 pitch (case no 987)
- 80-pin quad flat-pack (QFP)- 14x14mm body, 0.65mm pitch (case no 841B)

## 2.4 Chip-Level Features

On-chip modules include the following features:

- Pin compatible family extends existing S12D Family
- 16-bit CPU12X
- Enables higher system integrity at the MCU level (MPU, ECC, Supervisor Mode)
- Enhanced SPI allows 8 or 16 bit data size
- ECC on flash
  - 1-bit fault correction
  - 2-bit fault detection
- Improved EMC performance
  - Separate supply for internal voltage regulator and I/O allow optimized EMC filtering
- Enhanced current consumption

- Extended API up to 5 sec

## 2.5 Module Features

The following sections provide more details of the modules implemented on the MC9S12XE.

### 2.5.1 16-Bit CPU12X

- 16-bit CPU12X
- Compatible with MC9S12 instruction set with the exception of five fuzzy instructions (MEM, WAV, WAVR, REV, REVW) which have been removed.
- Enhanced indexed addressing
- Access to large data segments independent of PPAGE

### 2.5.2 Enhanced Interrupt Module

- Eight levels of nested interrupts
- Flexible assignment of interrupt sources to each interrupt level.
- External non-maskable high priority interrupt (XIRQ)
- Internal, non-maskable high priority memory protection unit interrupt
- Up to 24 pins on ports J, H and P configurable as rising or falling edge sensitive

### 2.5.3 XGATE

- Programmable, high performance I/O coprocessor module with up to 100 MIPS RISC performance
- Transfers data to or from all peripherals and RAM without CPU intervention or CPU wait states
- Performs logical, shifts, arithmetic, and bit operations on data
- Can interrupt the S12X CPU signalling transfer completion
- Triggers from any hardware module as well as from the CPU possible
- Two interrupt levels to service high priority tasks
- Enables Full CAN capability when used in conjunction with MSCAN module
- Full LIN master or slave capability when used in conjunction with the integrated LIN SCI modules

### 2.5.4 Memory Protection Unit (MPU)

- 8 address regions definable per active program task
- Address range granularity as low as 8-bytes
- Protection Attributes
  - No write
  - No execute
- Non-maskable interrupt on access violation

### 2.5.5 System Integrity Support

- Power-on reset (POR)
- Illegal address detection with reset
- Low-voltage detection with interrupt or reset
- System can run in Supervisor or User state
  - using a new bit in the condition code register
  - peripheral space can only be accessed in user state if enabled by a descriptor
- Computer Operating Properly (COP) watchdog
  - Configurable as window COP for enhanced failure detection
  - Can be initialized out of reset using option bits located in Flash
- Clock monitor supervising the correct function of the oscillator

### 2.5.6 Memory Options

- 128K, 256K, 384K, 512K, 768K and 1M byte Flash
- 2K, 4K byte Emulated EEPROM
- 12K, 16K, 24K, 32K, 48K and 64K Byte RAM
- Flash General Features
  - 64 data bits plus 8 syndrome ECC (Error Correction Code) bits allow single bit failure correction and double fault detection
  - Erase sector size 1024 bytes
  - Automated program and erase algorithm
  - Security option to prevent unauthorized access
  - Sense-amp margin level setting for reads
- Data Flash General Features
  - 32 Kbytes of D-Flash memory with 256-byte sectors for user access.
  - Dedicated commands to access D-Flash memory over EEE operation
  - Single bit fault correction and double fault detection within a word during read operations
  - Automated program and erase algorithm with verify and generation of ECC parity bits
  - Fast sector erase and word program operation
  - Ability to program up to four words in a burst sequence
- Emulated EEPROM General Features
  - Automatic EEE file handling using internal Memory Controller
  - Automatic transfer of valid EEE data from D-Flash memory to buffer RAM on reset
  - Ability to monitor the number of outstanding EEE related buffer RAM words left to be programmed into D-Flash memory
  - Ability to disable EEE operation and allow priority access to the D-Flash memory
  - Ability to cancel all pending EEE operations to allow priority access to the D-Flash memory



### 2.5.7 Oscillator (OSC\_LCP)

- Loop Control Pierce oscillator utilizing a 4MHz to 16MHz crystal
- Good noise immunity
- Full-swing Pierce option utilizing a 2MHz to 40MHz crystal
- Transconductance sized for optimum start-up margin for typical crystals

### 2.5.8 Clock and Reset Generator (CRG)

- Phase-locked-loop (IPLL) clock frequency multiplier
  - Internally filtered. No external components required
  - Configurable option to spread spectrum for reduced EMC radiation (frequency modulation)
- Fast wake up from STOP in self clock mode for power saving and immediate program execution

### 2.5.9 Non-Multiplexed External Bus (208-pin and 144-pin packages only)

- Up to four chip select outputs to select 16K, 1M, 2M and up to 4M byte address spaces
  - Each chip select output can be configured to complete transaction on either the time-out of one of the two wait state generators or the deassertion of EWAIT signal
- Supports glue-less interface to popular asynchronous RAMs and Flash devices

### 2.5.10 Analog-to-Digital Converter (ATD)

- Up to two independent ATD converters
- 8/10/12 bit resolution
- Multiplexer for 16 analog input channels
- 3μs, 10-bit single conversion time
- Left/right, signed/unsigned result data
- External and internal conversion trigger capability
- Internal oscillator for conversion in Stop modes
- Wake-up from low power modes on analog comparison > or <= match

### 2.5.11 Enhanced Capture Timer (ECT)

- 8 x 16-bit channels for input capture or output compare
- 16-bit free-running counter with 8-bit precision prescaler
- 16-bit modulus down counter with 8-bit precision prescaler
- Four 8-bit or two 16-bit pulse accumulators
- Four channels have enhanced input capture capabilities:
  - Delay counter for noise immunity
  - 16-bit capture buffer

- 8-bit pulse accumulator buffer

### 2.5.12 Timer (TIM)

- 8 x 16-bit channels for input capture or output compare
- 16-bit free-running counter with 8-bit precision prescaler
- One 16-bit pulse accumulator

### 2.5.13 Periodic Interrupt Timer (PIT)

- Up to 8 timers with independent time-out periods
- Time-out periods selectable between 1 and  $2^{24}$  bus clock cycles
- Time-out interrupt and peripheral triggers

### 2.5.14 Real Time Interrupt (RTI)

- Real time interrupt for task scheduling purposes or cyclic wake-up
- Can be active in Pseudo Stop mode for low power precision timing tasks

### 2.5.15 Asynchronous Periodic Interrupt (API)

- Available in all modes including Full Stop mode
- Trimmable to  $\pm 10\%$  accuracy
- Time-out periods range from 0.2ms to  $\sim 13$ s with a 0.2ms resolution

### 2.5.16 Pulse Width Modulator (PWM)

- 8 channel x 8-bit or 4 channel x 16-bit Pulse Width Modulator
- Programmable period and duty cycle per channel
- Center- or left-aligned outputs
- Programmable clock select logic with a wide range of frequencies
- Fast emergency shutdown input

### 2.5.17 Multi-scalable Controller Area Networks (MSCAN)

- Up to five MSCAN modules
- CAN 2.0 A, B software compatible
  - Standard and extended data frames
  - 0 - 8 bytes data length
  - Programmable bit rate up to 1 Mbps
- Five receive buffers with FIFO storage scheme
- Three transmit buffers with internal prioritization

- Flexible identifier acceptance filter programmable as:
  - 2 x 32-bit
  - 4 x 16-bit
  - 8 x 8-bit
- Wake-up with integrated low pass filter option
- Loop back for self test
- Listen-only mode to monitor CAN bus
- Bus-off recovery by software intervention or automatically
- 16-bit time stamp of transmitted/received messages
- FULL-CAN capability when used in conjunction with XGATE

### 2.5.18 Serial Peripheral Interface (SPI)

- Up to three SPI modules
- Configurable 8 or 16-bit data size
- Full-duplex or single-wire bidirectional
- Double-buffered transmit and receive
- Master or Slave mode
- MSB-first or LSB-first shifting
- Serial clock phase and polarity options

### 2.5.19 Serial Communication Interfaces (SCI)

- Up to eight SCI modules
- Full-duplex or single wire operation
- Standard mark/space non-return-to-zero (NRZ) format
- Selectable IrDA 1.4 return-to-zero-inverted (RZI) format with programmable pulse widths
- 13-bit baud rate selection
- Programmable character length
- Programmable polarity for transmitter and receiver
- Receive wake-up on active edge
- Break detect and transmit collision detect supporting LIN

### 2.5.20 Inter-IC Module (IIC)

- Up to two IIC modules
- Compatible with Inter-IC Bus standard
- Multi-master operation
- Software programmable for one of 256 different serial clock frequencies
- Broadcast mode support

- 10-bit address support

### 2.5.21 Background Debug (BDM)

- Background debug module (BDM) with single-wire interface
  - Non-intrusive memory access commands
  - Supports in-circuit programming of on-chip non-volatile memory
  - Supports security

### 2.5.22 Debugger (xDBG)

- Four comparators A, B, C and D
  - Each can monitor CPU or XGATE buses
  - A and C compares 23-bit address bus and 16-bit data bus with mask register
  - B and D compares 23-bit address bus only
  - Three comparator modes: exact address match, inside address range or outside address range
- 64 x 64-bit circular trace buffer to capture change-of-flow addresses or address and data of every access
- Tag-type or force-type hardware breakpoint requests

### 2.5.23 On-Chip Voltage Regulator (VREG)

- Two parallel, linear voltage regulators with bandgap reference
- Low-voltage detect (LVD) with low-voltage interrupt (LVI)
- Power-on reset (POR) circuit
- 3V and 5V range operation
- Low-voltage reset (LVR)

### 2.5.24 Input/Output

- Up to 152 general-purpose input/output (I/O) pins and 2 input-only pins
- Hysteresis and configurable pull up/pull down device on all input pins
- Configurable drive strength on all output pins

## 3 Developer Environment

The S12XE Family of MCUs supports similar tools and third party developers as other Freescale S12X products, offering a widespread, established network of tools and software vendors. Available support includes:

#### S12X Evaluation Board

- Full standardized header ring for all pins (except Oscillator and PLL)

- 6 LIN Interfaces
- 2 RS232(2) Interfaces
- 3 CAN Interfaces
- Power Supply Connector
- Prototyping area
- USB, BDM and USB2BDM interface
- Daughter boards with 144, 112, and 80 pin devices
- Canned Oscillator
- Pierce Oscillator provision
- Reverse polarity protection
- Configuration jumpers (mode pins, clock source, vreg)
- 0 Ohm resistor going from test to ground
- Ground points
- Kit includes:
  - USB cable
  - CodeWarrior CD
  - 9S12XDP512 Service Pack CD
  - EVB9S12X Evaluation Board User Manual
  - SofTec System Software CD
  - Status: Available Now!

MC9S12 Code Warrior Development System -> S12X “Service Pack” contains:

- CodeWarrior for OSEK
- Sophisticated project manager
  - Build system with optimizing C/C++ compiler
  - Graphical, source-level debugger
  - Fast, cycle-accurate simulator
  - Code coverage and profile analysis
  - Flash programmer
- Evaluation Kit for MC9S12DT256
  - Evaluation board
  - BDI interface
  - Power supplies and cables
- Metrowerks OSEK Real-Time Operating System (demo)
- Documentation package

Table 2. Tools Suppliers

Name / Tool	IDE/Compiler	Debugger	Simulator	Emulator	BDM Conn.
<b>Software</b>					
CodeWarrior	X	X	X		
Cosmic Software	X	X	X		
IAR Systems	X	X	X		
<b>Hardware</b>					
P&E Microcomputer Systems, Inc.					X
iSystem	X	X		X	X
Nohau		X		X	
Lauterbach		X		X	X
<b>Drivers</b>					
Vector	<ul style="list-style-type: none"> <li>• LIN 1.3 Master Driver S12X. LIN 2.0 Master Driver S12X (including XGATE)</li> <li>• CAN Driver S12X (including XGATE). This includes COM and NM for specific OEM configuration</li> </ul>				
3Soft	<ul style="list-style-type: none"> <li>• I/O (HIS) Drivers + LIN 2.0 Master and Slave Drivers ProOSEK for S12X</li> </ul>				
Volcano	<ul style="list-style-type: none"> <li>• LIN Drivers For S12 available and compatible for S12X</li> </ul>				

## 4 Document Revision History

Table 3 shows the revision history of this document.

Table 3. Revision History

Revision	Location(s)	Substantive Change(s)
Rev. 1	<a href="#">on page 2</a> <a href="#">on page 3</a> <a href="#">on page 4</a> various	Added block diagrams and introductory text for application example. Added block diagrams and introductory text for application example. Added VREG block and 208MBGA to <a href="#">Figure 3</a> . Made a number of typographical and editorial changes.
Rev. 2	<a href="#">on page 4</a> <a href="#">on page 5</a> <a href="#">on page 7</a>	Replaced high-level block diagram with detailed block diagram. Added <a href="#">Table 1</a> . Added Table 2
Rev. 3	various <a href="#">on page 5</a> <a href="#">on page 7</a> <a href="#">on page 7</a>	Replaced future tense with present tense Corrected corrupted footnote font in <a href="#">Table 1</a> . Added dataflash column to Table 2. Changed CPU compatibility text following removal of fuzzy instructions
Rev. 4	<a href="#">on page 5</a>	Merged device family option tables
Rev. 5	<a href="#">on page 6</a>	Added package mechanical information
Rev. 6	<a href="#">on page 5</a>	Changed D-Flash size for S12XEG128
Rev. 7	<a href="#">on page 5</a>	Corrected SCI,IIC,PIT counts in derivative table



THIS PAGE INTENTIONALLY BLANK

### **How to Reach Us:**

#### **Home Page:**

[www.freescale.com](http://www.freescale.com)

#### **E-mail:**

[support@freescale.com](mailto:support@freescale.com)

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor  
Technical Information Center, CH370  
1300 N. Alma School Road  
Chandler, Arizona 85224  
+1-800-521-6274 or +1-480-768-2130  
[support@freescale.com](mailto:support@freescale.com)

#### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[support@freescale.com](mailto:support@freescale.com)

#### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

#### **Asia/Pacific:**

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

#### **For Literature Requests Only:**

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008. All rights reserved.

Document Number: MC9S12XEPB  
Rev. 7  
05/2008

